|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
内推邮箱:110699362@qq.com
职位:Implementation:
工作地点:成都高新区软件园
Job Responsibilities:
1. Responsible for Front-End chip implementation including design, implementation and execution of the flow that starts with RTL code and ends with the delivery of a netlist package ready for physical design.
2. Responsible for ASIC design methodology and flow development, interfacing with EDA vendors on technology.
Job Requirements:
1. Familiar with Verilog RTL design and has experience of large digital ASIC project.
2. Familiar with front-end EDA tools and flows (Design compiler, PrimeTime, Conformal,Verde)
3. Familiar with unix/linux and scripts (tcl, perl etc.)
4. Fluent English on talking, presentation and writing documents.
5. Strong sense of task scheduling and deliver on time as predetermined milestones committed to manager.
==========================
职位:DFT
工作地点:成都高新区软件园
Job Responsibilities:
1. Lead SoC level DFT architecture definition
2. Block and SoC level DFT implementation, including SCAN, MBIST, RTL integration, STA, etc.
3. Plan/Implement block/chip level DFT RTL designs basing on FloorPlan
4. MBIST chip level plan, RTL insertion, verification and pattern generation
5. Develop high coverage and cost effective test patterns, and take part in ATE bring-up
6. Co-work with Front End and PD for synthesis optimization and smooth timing signoff
Job Requirements:
1. master Degree in electrical engineering with 10+ years of digital circuit design and logic design experience; Or Bachelor Degree with 13+ years related working experience
2. Expertise with JTAG/IEEE1500, SCAN, MBIST, RTL design, STA, DV
3. Expertise with EDA tools, and has basic knowledge of state of the art test strategies
4. Expertise with Programming and scripting skills in Perl or Tcl
5. Good communication skills (both English and Mandarin) and self-driven, willing to learn/share |
|