马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
本帖最后由 笑麒麟 于 2020-12-9 18:09 编辑
Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction
Published: 17 April 2015
Abstract: In this paper, a new methodology for design of folded cascode (FC) and recycling folded cascode (RFC) OTAs based on 1/f noise reduction is presented. With a new formulation for input referred flicker noise based on Gm/Id characteristic in all operation regions significantly enhance of the noise performance is achieved. Also, this technique leads to the larger DC gain and gain-bandwidth, and phase margin degeneration. The amplifiers were simulated in the 0.18 μm CMOS technology and the simulation results confirm the theoretical analyses. Proposed design methodology exhibits 50 % reduction of input voltage noise @ 1 Hz for RFC compared to the FC amplifier, without increasing the power consumption and silicon area.
https://link.springer.com/article/10.1007/s10470-015-0535-x
Design and analysis of folded cascode OTAs using Gm-Id methodology based on flic.pdf
(1000.68 KB, 下载次数: 268 )
|