|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
本帖最后由 liuxian 于 2020-2-28 20:56 编辑
芯原微电子(Verisilicon)招聘Sr./Staff SoC验证工程师
Sr./Staff职位均有开放,可以安排远程视频面试,感兴趣的朋友可以联系: peter_8410@163.com
简历将直接给HR的同事,会尽快安排后续面试流程。
岗位要求等如下,蓝色字体标注的多个点里,在某一两个方面有特长即可。
职位描述- understanding the exptected functionality of designs
- Developing verification and regression plans
- Designing and developing verification environment
- Running RTL and gate level simulation/regression
- Code/functional coverage development, analysis and closure
ְ职位要求- Minmum of 3 years design/verification experience(test plan, testbench, assertions, debugging designs, code/functional coverage etc.)
- Knowledge in ASIC design process and verification tools/env (UVM)
- Familiar with design and verification languages(verilog, System Verilog, SVA etc.)
- Scripting and automation skills (tcl, perl, makefile, Python etc.) is a plus
- Familiar with C/C++
- Knowledge of DDR/Video/ARM/USB/PCIE. Low power verification with UPF is a plus
- Experience in CPU/DSP verification, including test plan and testbench development, test case development is a plus
- Additional qualifications include: Good Ic verification skills and basic knowledge of logic or circuit desing, good communication and problem solving skills
- Independent and self-managing
|
|