|
发表于 2020-3-20 17:30:36
|
显示全部楼层
压缩包内容:
A 0.5-V 12-bit SAR ADC Using Adaptive Time-Domain Comparator With Noise Optimization.pdf
A 12-bit 150-MSs Sub-Radix-3 SAR ADC With Switching Miller Capacitance Reduction.pdf
A 12-bit 300-MSs SAR ADC With Inverter-Based Preamplifier and Common-Mode-Regulation DAC in 14-nm CMOS FinFET.pdf
A 16-bit 16-MSs SAR ADC With On-Chip Calibration in 55-nm CMOS.pdf
A 280 uW Dynamic Zoom ADC With 120 dB DR and 118 dB SNDR in 1 kHz BW.pdf
A 6-bit 0.81-mW 700-MS/s SAR ADC With Sparkle-Code Correction, Resolution Enhancement, and Background Window Width Calibration JSSC 2018.pdf
A 66-dB SNDR Pipelined Split-ADC in 40-nm CMOS Using a Class-AB Residue Amplifier.pdf
A Bypass-Switching SAR ADC With a Dynamic Proximity Comparator for Biomedical Applications.pdf
A Digital Filtering ADC With Programmable Blocker Cancellation for Wireless Receivers JSSC 2018.pdf
Channel-Adaptive ADC and TDC for 28 Gb/s PAM-4 Digital Receiver JSSC 2018.pdf
Sub-μVrms-Noise Sub-μWChannel ADC-Direct Neural Recording With 200-mVms Transient Recovery Through Predictive Digital Autoranging.pdf
|
|