|
楼主 |
发表于 2018-10-7 21:59:30
|
显示全部楼层
回复 5# 差一颗米
降级试过,没有什么反映。
目前的方法:
ubuntu 18.04 x64,
gcc 7,
vcs2016
在bashrc中写入添加: export VCS_ARCH_OVERRIDE=linux
基本就能解决大部分问题。
目前问题是:
1. dev -full64能够出来图形界面;
2. 随便搞了一个文件: vcs -full64 edge_detector.v.v 则报下面的错误。
- simon@simon-ThinkPad-T480s:~/vcs/tmp$ vcs -full64 edge_detector.v
- Chronologic VCS (TM)
- Version L-2016.06_Full64 -- Sun Oct 7 16:00:53 2018
- Copyright (c) 1991-2016 by Synopsys Inc.
- ALL RIGHTS RESERVED
- This program is proprietary and confidential information of Synopsys Inc.
- and may be used and disclosed only as authorized in a license agreement
- controlling such use and disclosure.
- Parsing design file 'edge_detector.v'
- Top Level Modules:
- edge_detector
- No TimeScale specified
- Starting vcs inline pass...
- 1 unique modules to generate
- 1 module and 0 UDP read.
- However, due to incremental compilation, no re-compilation is necessary.
- All of 0 modules done
- rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
- ld -shared -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o
- rm -f _csrc0.so
- if [ -x ../simv ]; then chmod -x ../simv; fi
- g++ -o ../simv -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir -rdynamic amcQwB.o _prev_archive_1.so _csrc0.so SIM_l.o _csrc0.so rmapats_mop.o rmapats.o rmar.o rmar_llvm_0_1.o rmar_llvm_0_0.o /home/simon/CAD/synopsys/L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /home/simon/CAD/synopsys/L-2016.06/linux64/lib/libvirsim.so /home/simon/CAD/synopsys/L-2016.06/linux64/lib/liberrorinf.so /home/simon/CAD/synopsys/L-2016.06/linux64/lib/libsnpsmalloc.so /home/simon/CAD/synopsys/L-2016.06/linux64/lib/libvcsnew.so /home/simon/CAD/synopsys/L-2016.06/linux64/lib/libsimprofile.so /home/simon/CAD/synopsys/L-2016.06/linux64/lib/libuclinative.so -Wl,-whole-archive /home/simon/CAD/synopsys/L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive /home/simon/CAD/synopsys/L-2016.06/linux64/lib/vcs_save_restore_new.o -ldl -lc -lm -lpthread -ldl
- /usr/bin/ld: /home/simon/CAD/synopsys/L-2016.06/linux64/lib/vcs_save_restore_new.o: relocation R_X86_64_32S against undefined symbol `_sigintr' can not be used when making a PIE object; recompile with -fPIC
- /usr/bin/ld: final link failed: Nonrepresentable section on output
- collect2: error: ld returned 1 exit status
- Makefile:104: recipe for target 'product_timestamp' failed
- make: *** [product_timestamp] Error 1
- Make exited with status 2
- CPU time: .159 seconds to compile + .049 seconds to elab + .205 seconds to link
复制代码
这个错误在网上把搜索了一下,没有发现解决方案。
请大神看看。
后面再贴切换为gcc4.8的结果。 |
|