|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Design on Mixed-Voltage I/O Buffers
with Consideration of Hot-Carrier Reliability
Ming-Dou Ker and Fang-Ling Hu
Nanoelectronics and Gigascale Systems Laboratory
Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan
Abstract —
A new circuit design for mixed-voltage I/O buffers
to prevent hot-carrier degradation is proposed. The mixedvoltage
(2xVDD tolerant) I/O buffer is designed with hotcarrier-
prevented circuits in a 0.18-􀈝m CMOS process to
receive 3.3-V (2xVDD tolerant) input signals without suffering
gate-oxide reliability, circuit leakage issues, and hot-carrier
degradation. In the experimental chip, the proposed mixedvoltage
I/O buffer can be operated with signal speed of up to
266 MHz, which can fully meet the applications of PCI-X 2.0. |
|