在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 687|回复: 0

[招聘] AMD is looking for physical design engineer of multiple levels in Beijing

[复制链接]
发表于 2018-6-26 13:58:46 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Position: ASIC PhysicalDesign Engineer – multiple levels, Beijing

Role &Responsibilities:

Work with global Front-End design team and physical designteam for large scale ASIC chip physical implementation. Focus on physicaldesign of deep sub-micron GPU chipsincluding block level (full chip) floor planning, timing closure, place &route, physical verification etc. The individual is expected to be an expert inmultiple aspects in PD areas and provide technically leadership to theengineering team. The individual is also expected to be accountable for projectdelivery.

Job Requirements:

-
MSEE or Bachelor with 3 – 20 of industrialexperience in ASIC physical design

-
Experience in physical design of deep submicrondigital ASIC chips

-
Hands on experience in large scale ASIC chipphysical design

-
Knowledgeable in all aspects of deep submicronASIC design flow

-
Successfully gone through several completeproduct development cycles

-
Demonstrate strong leadership and work well withcross-functional teams

-
Good listening, writing and speaking English

-
Good communication skills, strong interpersonalskills and the flexibility

-
Dedicated, hardworking and good team player

-
Familiar with Back-End (physical design) EDAtools

-
Familiar with Front-End EDA tools is a plus

-
Familiar with Unix/Linux environment and good atscripts

How to Apply?

E-mail to [url=]zhi.lin@amd.com[/url]to inquire details or apply for the position or add wechat via linzhihere

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-13 03:57 , Processed in 0.013875 second(s), 8 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表