楼上的各位请放心，我会发给你们的，只是我的邮箱比较小，要发7次，比较麻烦。
因为这个IP原本不是OPEN的，怕给论坛带来麻烦，所以没有直接往论坛上放。有机会的话我可以考虑上传到斑竹的FTP上，可惜我一次也没能登陆上去。（是不是只有特定的时间开放？有什么诀窍请斑竹发短消息给我。）
另外，我声明是和大家一起学习用，请不要公开传播，呵呵。
这个IP是一个MPEG-4 Video Encoder Core，但对于MPEG-4，有了Encoder也就有了Decoder。下面是介绍：
The core supports a wide range of image sizes (Advanced Simple Profile Levels 1 to 5), making it suitable for applications from video conferencing to real-time VGA video streaming. Advanced functions like DCT are built-in, and it requires only an external SDRAM for frame storage and any processor for supervision.
Developed for easy reuse with ASICs or FPGAs, the core fits in 40K ASIC gates.
Features
Fully compatible with the ISO/IEC 14496-2 specification
Supports Advanced Simple Profile Level 1 to 5
Capable of processing full resolution video (beyond 4CIF), e.g. 704 x 576 @ 30 fps
Very low operational frequency: from ~3 MHz for QCIF @ 15 fps
Min Clock speed = 8 x the raw pixel clock speed
Advanced features and functions built in:
DC prediction
Variable Bit Rate
Motion vector up to –16.0/+15.5 pixels (I-VOP and P-VOP support)
The processor includes IEEE-1180 compliant DCT/IDCT and type 1 quantizer/dequantizer
Glueless interface to SDRAM for frame storage (a single 16 Mbit or 64 Mbit SDRAM chip with 16-bit data bus is sufficient for most applications)
Supports YCbCr 4:2:0 raster video input
The core outputs I and P Video Object Planes
Fully synchronous design
Available in VHDL or Verilog synthesizable RTL, or optimized for FPGAs.
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2004-3-24 22:51:41
楼主
发表于 2004-3-28 22:47:19
