|

楼主 |
发表于 2007-6-17 21:34:46
|
显示全部楼层
Design for ESD reliability in high-frequency mixed-signal integrated circuits.pdf
Development of improved methodology for characterization and simulationof electrostatic discharge (ESD) in MOS devices and ICs.pdf
Investigation of ESD performance in advanced CMOS technology.pdf
Layout extraction including substrate parasitics for ESD protection circuits and design rule checking.pdf
Low loading capacitance on-chip electrostatic discharges (ESD)protection circuits for gallium arsenide heterojunction bipolartransistor (HBT) radio frequency integrated circuits (RFIC).pdf
Measurement, modeling, and simulation of fast transients in ESD devices.pdf
Modeling and characterization of substrate resistance for deep submicron ESD protection devices.pdf
Modeling and simulation of electrostatic discharge (ESD) in MOS devices and circuits.pdf
Modeling, simulation and design of EOS-ESD protection devices and circuits in silicon-on-insulator technology.pdf
On the investigation of materials, technology, and testing ofelectrostatic discharge (ESD) protection for integrated circuits.pdf |
|