[USF-XSim 62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/ADC_DAC_TEST_948/signal_process/signal_cic_fir/signal_cic_fir.sim/sim_1/behav/xvlog.log' file for more information.
[Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.