1786| 2
|
[求助] how can I call a VHDL shared variables inside Verilog |
发表于 2017-6-9 10:43:51
|
显示全部楼层
| ||
| ||
|
||