在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1064|回复: 0

[招聘] 【Cadence上海】招聘高级产品验证工程师/产品工程师-数字后端

[复制链接]
发表于 2017-5-25 16:04:25 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
投递方式:
If you have interest , PLS send your update CV to job_china@cadence.com(简历投递格式:姓名+学校+申请职位+工作地点)

接受2017年优秀应届硕士、博士生。

1.   Lead Product Validation Engineer(R20775)
  
Position Description:
1. Identify timing sign-off challenges in complex SOC designs and the correlation issues between preRoute & postroute in advacned process nodes.
2. Proactively provide extraction & timing development suggestions to R&D.
3. Build up parasitics & timing analysis expertise and deliver support to field team and customers whenever needed.
4. Required to acquire expertise and ownership over existing product components as well as develop brand new product features.
  
Position Requirements:
1. Bachelor with 5 years related experience or Master with at least 3 years related experience in design house, FAB or EDA company.
2. Rich experience in IC design flow (front-end or back-end).
3. Experience in advanced nodes designs or knowledge in timing closure is a strong plus.
4. Good Unix System knowledge and script skill of TCL/TK/CSH/PERL.
5. Excellent capability of self-learning, problem solving skills.
6. Being proactive and self-motivated.
7. Strong leadership.
8. Good written English and oral English is a strong plus.


2.   Lead Product Validation Engineer(R21441)
  
Position Description:
1. Identify timing sign-off challenges in complex SOC designs and the correlation issues between preRoute & postroute in advanced process nodes.
2. Proactively provide STA development suggestions to R&D.
3. Build up extraction & STA expertise and deliver support to field team and customers whenever needed.
4. Required to acquire expertise and ownership over existing product components as well as develop brand new product features.

Position Requirements:
1. Bachelor with 5 years related experience or Master with at least 3 years related experience in design house, FAB or EDA company.
2. Rich experience in IC design flow (front-end or back-end).
3. Experience in advanced nodes designs or knowledge in timing closure is a strong plus.
4. Good Unix System knowledge and script skill of TCL/TK/CSH/PERL.
5. Excellent capability of self-learning, problem solving skills.
6. Being proactive and self-motivated.
7. strong leadership.
8. Good written English and oral English is a strong plus.


3.   Lead Product Validation Engineer(R21441)

Position Description:
The engineer will work on Innovus QOR validation. Monitor flow QOR in weekly     
basis, debug QOR issues deeply across whole implementation flow from placement to CTS and to post route optimization. Also need to debug synthesis flow depending on project demand. Also the engineer need to write scripts to improve efficiency.
  
Position Requirements:
1. Master degree or bachelor degree with 2~3 years working experience.
2. Solid background knowledge in digital backend design.
3. Be familiar with Linux system, and scripting skills with TCL or PERL or Shell.
4. Patient, and good responsibility.
5. Good communication in English and Chinese.


4.   Product Validation Engineer II(R20893,R21336)

Position Description:
This engineer will work in Encounter block implementation product validation team. The responsibilities include:
1. Assist in Cadence EDI development and validation Validate and maintain comprehensive unit and flow test cases for Encounter Digital Implementation System.
2. Develop test suites of the new features of EDI functions.

Position Requirements:
1. MS of EE/CS.
2. Digital IC design knowledge is necessary, statistic timing analysis knowledge is a strong plus.
3. Unix System knowledge, vi/TCL/TK/CSH/Perl will be plus.
4. Good communication in English and Chinese, good confidence and self-motivation.


5.   Product Validation Engineer II(R21383)
  
Position Description:
This PV engineer mainly works for advanced STA (Static Timing Analysis) and   
DelayCal features validation:
1. Qualify delay calculation and timing analysis result in Innovus system.
2. Maintain comprehensive regression suites for monitoring STA & delayCal stabilities.
3. Upgrading regression cases to use advanced design node data and check the impact.
  
Position Requirements:
1. Master degree or bachelor degree with 2~3 years working experience.
2. Solid background knowledge in digital backend design, knowledge in STA or delayCal is a strong plus.
3. Be familiar with Linux system, and scripting skills with TCL or PERL or Shell.
4. Patient, and good responsibility.
5. Good communication in English and Chinese.


6.   Product Validation Engineer II(R21442, R21408)
  
Position Description:
1. Assist in Cadence hierarchical and DB areas developement and validation.
2. Validate and maintain comprehensive hierarchical/Database unit and flow test cases for Encounter Digital Impelementation System.
3. Develope testsuites of the new features of hierarchical and Database functional/flow solution.
  
Position Requirements:
1. MS in EE or related majors.
2. Digital IC design knowledge is necessary, statistic timing analysis knowledge is a strong plus.
3. Unix System knowledge, vi/TCL/TK/CSH/Perl will be plus.
4. Good communication in English and Chinese, good confidence and self-motivation.


7.   Product Engineer II(R21420)

Position Description:
1. Design and develop cutting edge technologies of Encounter/Innovus, to address future and immediate customer requirements
2. Collaborate with R&D and production validation team to deliver high quality software release
3. Provide technical support and trainings for Cadence AP business
4. Communicate with global cross-function team to create technical solutions and involve in customer engagement

Position Requirements:
1. CS/EE MS with 1+ years IC physical design experience.
2. Be familiar with IC back-end design flow, including place, route, clock tree synthesis and timing optimization.
3. Strong analysis/debug capability for technical issues.
4. Good team spirit and be able to work under pressure.
5. Good communication skill in English


8.   Lead Product Engineer

Job Description:
1. Design and develop cutting edge technologies of Encounter/Innovus, to address future and immediate customer requirements.
2. Collaborate with R&D and production validation team to deliver high quality software release
3. Provide technical support and trainings for Cadence AP business.
4. Communicate with global cross-function team to create technical solutions and involve in customer engagement.

Position Requirements:
1. CS/EE MS with 3+ years or PhD with 1+ years IC physical design experience.
2. Be familiar with IC back-end design flow, including place, route, clock tree synthesis and timing optimization.
3. Strong analysis/debug capability for technical issues.
4. Good team spirit and be able to work under pressure.
5. Good communication skill in English.


9.   Principal Product Engineer(R21100)

Job Description:
1. Design and develop power planning and power routing features in Innovus, to address future and immediate customer requirements.
2. Collaborate with R&D for the technical specification of new enhancements. Work with production validation team to deliver high quality software release.
3. Provide technical support and trainings for Cadence AP business.
4. Communicate with global cross-function team to create technical solutions and involve in customer engagement.

Position Requirements:
1. CS/EE MS with 5+ years or PhD with 3+ years IC physical design experience.
2. Power planning, routing or DRC fixing experience in design tape-out.
3. Be familiar with IC back-end design flow. Knowledge of LEF/DEF and advanced process node DRC rule is a plus.
4. Strong analysis/debug capability for technical issues.
5. Good team spirit and be able to work under pressure.
6. Good communication skill in English.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-7 12:15 , Processed in 0.013413 second(s), 8 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表