在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 6368|回复: 1

[招聘] altran招聘,有兴趣的可以投下简历

[复制链接]
发表于 2017-5-23 13:32:59 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

this is Juanjuan, HR from Altran Technologies, China, we would like to provide you a DFT position, if you are interested in it,please reply to us for further communication. we are looking forward to your kind reply.


Position Title:Design for Test Engineer

Locations:    Beijing /Shanghai/Xi’an

岗位1:Design for Test Engineer (DFT)

职位描述:

Responsibilities:
1.Participate in SoC level DFT architecture definition.
2.Implement DFT strategy for the SoC chips, cooperating with design team
3.Implement basic DFT schemes, including scan, boundary scan, Mem BIST and Logic BIST.
4.Develop the high coverage and cost effective test patterns.
5.Verify all DFT logics and test patterns with simulation and static timing analysis tool.
6.Support other teams for DFT related problems.
Requirements:
1.Either Bachelor or Master degree, 2+ years related experience required.
2.Basic knowledge of IC design flow, including coding, simulation, verification, synthesis and STA
3.Good understanding of the General DFT methodology such as BIST, SCAN, JTAG and ATPG.
4.Knowledge on and familiar with basic Mentor/ Synopsys DFT flow and tools
5.Proficient in verilog/Vhdl language
6.Be familiar with Shell/TCL/Perl program, or skilled in C program
7.Good English communication skills
8.Self-motivated and good team player

岗位2:Design and Functional Verification Engineer (DFV)

职位描述:

Responsibilities:
1.According to the design specification, be responsible for the verification plan and verification objective definition.
2.Test-bench development (modeling, assertions, checkers, monitors, score-board, regressions, coverage), test-case development (sequence,VRAD) and integration.
3.Work with Random Verification methodology(VMM, OVM, UVM, eRM)
4.Work as an independent verification engineers to check the design functionality at SOC module level and chip level.
5.Work as interface with Front-End and Back-End engineer to optimize or review the design architecture and implementation.
6.Verilog or VHDL coding according to design specification or external/internal IP integration.
7.Support the post simulation with gate-level verilog or VHDL net list.
Requirements:
1.Either Bachelor, Master or PhD in Microelectronics, Electronic Engineering, or related field
, 2+ Years of verification working experience.
2.Experience with  Verification language (SPECMAN/E-language, System-Verilog, Vera)
3.Experience with RTL coding and simulators (Modelsim, NC-sim).
4.Basic knowledge of script language (Perl, TCL, C-language and so on)
5.Knowledge about 2G/3G/LTE handset baseband Architecture, arm, AHB Architecture is a plus.
6.Knowledge about Baseband chip peripheral (USB2.0/USB3.0, SSIC, MIPI) is a plus.
7.Team oriented, love to work in young, international and highly motivated teams.
8.Good command of English


Juanjuan Wei

Altran China



                               
登录/注册后可看大图

Room 1708, Tower 2 of Raffles City, No.1191 Changning Road, Changning District
Shanghai, China

Mobile : +(86) 158
2935
6370

juanjuan.wei@altran.com

www.altran.com

发表于 2017-5-24 11:00:19 | 显示全部楼层
谢版主
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-28 21:39 , Processed in 0.016852 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表