Automatic Analog IC Sizing and Optimization Constrained with PVT Corners

hi_china59

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects

Author(s):
Nuno Lourenco
Publisher:
Springer
Date:
2016-07-30

ISBN/ASIN:
3319420364
Pages:
182
This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuits performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.

jyhking

在那里

yaha79479

Thank-you infomation.

lhyi

Nice, thank you

Kevin_Yang

回复 1# hi_china59

资料不错，谢谢分享

PowerDesign

回复 1# hi_china59


   谢谢分享

smrecnik

Thanks for sharing

dcircuit

thanks.nice

amigo.change

wangjin0215

谢谢分享....