在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1941|回复: 2

[原创] need help to start an Asic project

[复制链接]
发表于 2016-5-6 20:16:04 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Hi, everyone.
I am a newbie in FPGA and asic. I just started a project about implement openMSP430 in ASIC a few weeks ago but it is very difficult for me to start. Now I am trying to learn ASIC design flow and synthesis some small project. Anyone can give me an advice
发表于 2016-5-6 21:59:05 | 显示全部楼层
回复 1# khanhlinh


  Some suggestion that might help you.
1. You have to familiar verilog HDL firstly if you are not yet.
2. MSP430, is that a MCU ? If that, you may also need to study the micro processor architecture and instruction.
3. If you have design compiler, please read the user guide and try to do some example for synthesis and check timing/resource report. Study how to set library, timing parameter, and simple TCL command.
4. If you also want to do some FPGA jobs. You may need to study ISE/QuatusII software...

Too much to learn. Not easy.
 楼主| 发表于 2019-11-25 16:28:10 | 显示全部楼层
很久时间我没登录这个网站了。
真谢些你了
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-28 11:11 , Processed in 0.022523 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表