|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Your Goals and Responsibilities
Design ASICs that perform complex functions such as 3D-imaging based on the time-of-flight principle.
Design and verify digital circuits in collaboration with other design engineers and project managers in Switzerland and China.
Develop different public and proprietary Bus Protocol.
Develop DSP blocks such as filter and decimators, CPUs as well as controllers.
Write behavioral and RTL code in VHDL for blocks and testbenches
Run Synthesis and STA according to industry flows and espros in-house flows
Verify design according to espros verification flow and rules
Support production Evaluation and mass production et.
Your Profile
BSEE with 2+ (or MSEE ) years experience in ASIC design/verification for Junior Digital Engineer.
BSEE with 5+ (or MSEE 3+) years experience in ASIC design/verification for Senior Digital Engineer.
Self-motivated to drive for excellence. Must be a team player, and be disciplined and well organized.
Good oral and written skills in English
Profound knowledge on image sensor is a plus
Your chance
Joining Espros Photonics means working in an international environment, together with highly skilled and motivated people from around the world. We are looking for engineers who pursue excellence and share our enthusiasm for high-tech engineering.
Espros Photonics offers the opportunity to work for a young, dynamic and rapidly expanding high-tech company that offers its staff a stimulating career in the growing optoelectronic industry.
Espros photonics produce world leading 3D-TOF image sensor that are widely used in Auto, Robotic and other industries. Please visit our website on www.espros.com
To apply for this position, please email your resume to hr@espros.cn |
|