Verilog程序编译时出现的，求修改/

allen.comm

Error (293007): Current module quartus_fit ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/).