|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
Hi All,
这边是NVIDIA HR Tracy, 我们目前在上海招聘 Senior ASIC Engineer, 具体职位描述如下，有意向的朋友，欢迎发送简历到 tracyw@nvidia.com
QQ: 1751315121 (如果想要咨询其他岗位,也可以联系我）
收到简历 我会及时同你联系； 谢谢；社招的岗位
工作地点: 上海市浦东新区 秋月路26号 （靠近地铁2号线 广兰路站）
Description/Qualifications:
We are looking for ASIC engineer to define/design/deploy our digital IP for in-house embedded CPU and security engine, which are widely used in many GPU and Tegra chips. The candidate will act as the key member of ASIC team with responsibilities including:
•Define micro architecture;
•RTL coding, fix timing, performance and power optimization; Coverage closure;
•Help verification team to define verification methodology;
• rovide verification requirements to verification team for white-box verification, define functional coverage point/assertions;
•rovide debug support & trainings to users/verification team;
•Being IP expert, working on IP integration to SOC design and customer engine design, handling all aspects like IP release, instance, connection, synthesis, formality, quality check, CDC, etc. and driving the deployment process.
•Being IP factory framework owner, working on tree strategy and infrastructure, configuration management, releasing methodology and management, IP matrix and other aspects to ensure great efficiency and flow for IP design/verification/release/integration
Key requirements:
•BS or above degree in CS/EE with solid knowledge base in ASIC design
•3+ years of experiences in front-end digital IP design and experience in CPU and security would be a good plus.
•Strong Verilog programming ability, familiar with all kinds of frond-end ASIC design flow & design tools;
•Strong programming skills in C/C++, PERL/Makefile preferred, familiar with Linux Env
•Strong communication skills, good English in both oral and literal, can drive cross-site/cross-country collaborations efficiently.
Thanks
Tracy |
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2016-2-22 15:05:50
楼主
