在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1851|回复: 0

[招聘] Cadence招聘资深前端验证/设计工程师

[复制链接]
发表于 2016-1-25 17:17:06 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Cadence招聘资深前端验证/设计工程师

Title: Lead/Senior Verification Engineer (数字前端验证)
Location: SH/BJ
更多职位信息敬请关注Cadence公众微信平台:Cadence微招聘
If you have interest, PLS send your update CV to job_china@cadence.com

  
Position Description:
1.Deliver/implement advanced verification solutions by utilizing Cadence’s Incisive Verification product portfolio. The engineer should be able to act as a strong team member and contributor, leading team projects and initiatives. Exercise judgment within generally defined practices and policies.
Specific duties include:
1.Deep understanding on ASIC design and verification flow
2.Excellent knowledge of advanced verification methodology like eRM/OVM/UVM/VMM
3.Familiar with Cadence’s Incisive Plan to Closure Methodology (IPCM)
4.Proficiency in System Verilog, System C and/or e (Specman)
5.Developing and using Verification Components (eVC,OVC,UVC,VIP)
6.Developing and using assertion based verification and formal analysis methods
7.Skilled in scripting language, such as Perl,C shell,Python,Makefile
8.Assessing the project verification requirements

Position Requirements:
Essential Qualifications:
1.BS degree with 4+ years of applicable experience, MS degree with 2+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics.  
2.Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English.

Desirable Qualifications:
1.Will have demonstrated hands-on experience and expertise with Cadence verification design tools or equivalent tools, flows and methodologies required to execute a verification project.
2.Will have demonstrated successful completion of 3+ verification projects as an individual contributor
3.Will have DDR project verification experience



Title: Lead/Senior Design Engineer (数字前端设计)
Location: SH
更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

If you have interest, PLS send your update CV to job_china@cadence.com


Position Description:
Deliver/implement DDR/HBM IP. The engineer should be able to act as a strong team member and contributor. Exercise judgment within generally defined practices and policies.
     
Specific duties include:
1.Proficiency in logic design, simulation, synthesis, STA and testing
2.Proficiency in Verilog and its simulation environment
3.Good knowledge of IC design
4.At least two years’ experience driving complex IC development projects, excellent communication skills and the uncanny ability to both lead and contribute in a cooperative team environment.
  
Position Requirements:
1. Essential Qualifications: Must have BS degree with 4+ years of applicable experience, MS degree with 2+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics.
2. Essential that the individual demonstrates strong communication, verbal and written.
Requires good communication skills in English.

Desirable Qualifications:
1.Will have demonstrated successful completion of 5+ design projects as an individual contributor
2.Familiar with JEDEC-DDR/HBM, DFI and AMBA protocols and have DDR project design experience
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 19:30 , Processed in 0.020859 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表