在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3586|回复: 12

[招聘] [omnivision 社招/校招]通信算法/ASIC(物联网IOT WIFI/BLE 方向)急招

[复制链接]
发表于 2015-9-20 20:02:22 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 whuhg83 于 2015-9-23 12:05 编辑

OmniVision已被土豪(中国财团)意向收购,正在走收购流程,机会难得。
omnivision 的物联网IOT WIFI/BLE 方向急招算法和ASIC人员,待遇优厚,目前团队规模还小,正是求贤若渴时,也因此有充足的发挥平台和学习空间,绝不只是螺丝钉。物联网即将大热,加上omnivision被收购的发展前景,欢迎有志之士在这个方向共同努力,展露头角。无论您是在通信算法,or 通信PHY的ASIC设计 or 802.11 MAC 协议方面 or soc架构/低功耗设计方面有或多或少的经验,欢迎投递简历至maggie.huang@ovt.com,从staff engineer 到应届毕业生都有需求。JD仅供参考,只要您想加入我们,不妨送来一份简历噢!

1  Staff/Senior Asic engineer

Position Overview:

The candidate will play an important role in a team of highly competent ASIC designers involved in design, verification, and implementation of advanced platform for OmniVision's future generation wireless products. He will responsible for SOC achitecture design ,Low cost and low
power
design, SOC integration and FPGA system evaluation of wireless system.


Responsibilities:

1. Be responsible for SOC system architecture, RTL coding, simulation, implementation and evaluation of wireless system solution schemes;
2. Provide guidance to engineers for IP evaluation and system integration.
2. Peform full cycle of IP development responsibilities.
3. wireless communication protocol research, performance evaluation, optimization for wireless  product engineering implementation
4. Working with project team members to contribute bluetooth&wlan SOC design to product;
5. Provide detailed block-level/top-level design and documents;
6. Develop and execute thorough simulation and lab verification plan;
7. Highly participate in the FPGA platform development and lab debugging;
8. Throughly understand the protocal conducted in hardware or firmware.
9. Communicate with engineers of various backgrounds, such as RF IC design and software

Requirements:
1. MSEE+ with above 3 years or BSEE with 5 years experience on ASIC design, or equivalent;
2. Must have good understanding of ASIC design methodology ,include design,verification,synthesis;
3. Must have track record of successful SOC designs that wire fabricated,tested and put into productions;
4. Familiarity with communications standards eg wifi, Bluetooth, FM is a plus;
5. Experienced with wireless algorithm research, design and development is a plus;
6. Experienced with low power design technology is another plus;
7. Experienced with 802.11 MAC/PHY ASIC implementation and verification is a big plus;
8. Strong verilog,PERL,TCL and Assembly programming skills;
9. Strong analytical, and problem solving skills as well as hands-on lab debugging skills;
10. Good communication skills, especially in technical writing and reporting;
11. Sensitive to the problem and good self-study and problem  shooting ability;
12. High degree of intiative and responsibility.





2  staff/senior wireless algorithm engineer

Position Overview:
The candidate will play an important role in a team of highly competent ASIC designers involved in design, verification, and implementation of advanced platform for OmniVision's future generation wireless products. He will responsible for high performance/low cost PHY layer algorithm design, system performance evaluation of wireless system.


Responsibilities:

1.Be responsible for developing receiver algorithms of the PHY layer and optimizing system performance for wireless communication designs.
2.A successful candidate should have strong industrial experience in designing digital receivers/transmitters, and have in-depth knowledge of characteristics of wireless communication systems.
3.Be required not only to work with ASIC design team on design implementation and verification, but also to have the ability to communicate with engineers of various backgrounds,such as RF IC design and software so as to develop the best architecture for cost/performance tradeoff.
4.The position also bears the responsibility of working with the other teams for performance analysis and optimization.

Requirements:
1. MSEE or PhD in Electrical Engineering with specialization in communication systems.
2. MSEE with 5+ years experience (3+ years for PhD) (design  experience in communication design with matlab/C++ ,such as  Wi-Fi, LTE ,DTMB,DVB, WiMax,ABS-S or CMMB )
3. In-depth knowledge of time/frequency SYNC, channel estimation/equalization,various modulations and related channel encoding/decoding algorithms.
4. In-depth knowledge of wireless communication for Wi-Fi (802.11 b/g/n/ac), and/or Bluetooth is a plus.
5. Good experience in link budget analysis and system performance optimation of system link including RF/AFE/Digital is highly desirable.
6. Strong insight into system performance requirements and design tradeoffs; Ability of modeling RF and analog domain non-idealities with digital compensation techniques to combat these issues is required.
7.Excellent communication skills, be able to take ownership and work under pressure, must be a team player
8. Sensitive to the problem and good self-study and problem  shooting ability;
9. High degree of intiative and responsibility.




3  校招  ASIC Design engineer
Responsibilities:

1. Be responsible for RTL coding, simulation and implementation;
2. wireless communication protocol research, performance evaluation, design optimization;
3. Working with project team members to contribute bluetooth&wlan SOC design to product;
4. Provide detailed block-level implementation and documentation;
5. Develop and execute thorough simulation and lab verification plan;
6. Participate in the FPGA platform development and lab debugging;

Requirements:

1. Familiar with verilog, VHDL;
2. Familiar with  communication system and algorithms, design implementation;
3. Familiar with 802.11 protocol is a big plus;
4. Good knowledge of communication theory is a big plus.
4. Strong analytical, and problem solving skills as well as hands-on lab debugging skills;
5. Good communication skills, especially in technical writing and reporting;
6. Self-motivated and ability to excel in a team environment;


4 校招 wireless algorithm engineer


Responsibilities:
1.Be responsible for developing transmitter/receiver algorithms of the PHY layer and optimizing system performance for wireless communication designs.
2.A successful candidate should have  in-depth knowledge of characteristics of communication systems.
3.You are required  to support ASIC design team on design implementation and verification.
4.The position also bears the responsibility of lab performance test and debugging.


Requirements:
1. MSEE or PhD in Electrical Engineering with specialization in communication systems.
2. In-depth knowledge of time/frequency SYNC, channel estimation/equalization,various modulations and related channel encoding/decoding algorithms.
3. Familiar with Matlab and C++;
4. In-depth knowledge of wireless communication for Wi-Fi (802.11 b/g/n/ac), and/or Bluetooth is a plus.
5. Excellent communication skills, especially in technical writing and reporting;
6. Be able to take ownership and work under pressure, must be a team player;
7. Sensitive to the problem and good self-study and problem  shooting ability;
8. High degree of intiative and responsibility.
发表于 2015-9-21 12:55:43 | 显示全部楼层
来吧来吧,加入我们。
发表于 2015-9-21 13:29:40 | 显示全部楼层
啊哈哈哈哈哈
发表于 2015-9-22 00:08:58 | 显示全部楼层
工作地点是?
 楼主| 发表于 2015-9-22 10:45:19 | 显示全部楼层
张江金科路
 楼主| 发表于 2015-9-23 17:24:08 | 显示全部楼层
工作地点上科路88号,有班车到金科路地铁接送
发表于 2015-9-24 09:35:38 | 显示全部楼层
川扬河畔,相望百度,万科为邻
 楼主| 发表于 2015-9-25 11:48:16 | 显示全部楼层
非常不错的团队氛围
发表于 2015-9-27 09:36:50 | 显示全部楼层
回复 1# whuhg83
校招简历发过了,还需要再给你发一份么?
 楼主| 发表于 2015-9-29 15:02:29 | 显示全部楼层
收到不少简历,谢谢大家捧场,因为公司邮箱回复外网邮箱受限制,抱歉不能一一回复,如果简历的合适的我会短信联系,如果没有回复的就是暂时简历不匹配了,已入人才库。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-23 01:57 , Processed in 0.036236 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表