在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2036|回复: 1

[招聘] 上海顶尖IC创业团队诚招模拟及数字工程师

[复制链接]
发表于 2015-8-20 21:29:19 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 ptech 于 2015-8-22 23:46 编辑

We're an IC design startup located in Shanghai. We're a team of IC veterans that have built or helped build successful startups in US and China, and is backed by the most prominent VCs in semiconductor industry. We're looking for capable and passionate candidates to join us and build a top design team together!

Analog IC Design Engineer:
As an Analog IC Design Engineer you will perform analog and mixed signal design, characterization and evaluation of analog circuits such as high-speed amplifiers, wireline transmitters, PLL, or other baseband circuits like LDO, temperature sensor etc.
Responsibilities:   

- Design and R&D of wideband analog circuits. 

- Use EDA tool to run simulation and function verification. 

- Guide layout engineer to optimize layout 

- Chip debug and testing individually 

- Design and optimize chip layout 
Experience/Skills:  
- MSEE in analog IC design; 

- Experience in Cadence EDA tools; 

- Team player with good communication skills 

- Speciality in EE and Microelectronic 

- Minimum 5 years experience in mixed signal circuit design for Master’s degree 

- Experience with Serdes transmitter/receiver, TIA, CDR, LNA etc. is highly preferred.


Digital IC Design Engineer:
Job description:
This position is for a digital design engineer supporting mixed signal IC developments.
- RTL coding for logic models
- Simulation/verification of functionalities at both module level and top level
- Module level synthesis / timing analysis / P&R
- Design/verification design review/ report
- Silicon debug of related model functionalities
Qualification:
- BSEE with minimum 3-year or MSEE with minimum 1-year experience of digital experience
- Experience on serial interface design (eg. SPI, I2C)
- Relevant experience in high-speed digital design (Semi-flow: customer layout + ASIC flow) is must
- Solid knowledge of digital design building blocks
- Strong skills of Verilog RTL coding, verification and debug
- Hands on experience in EDA tools such as Cadence NC-Sim, Synopsys DC, PT, etc.


Compensation:
Competitive salary plus generous stock options.

Please send your resume to: jobs@photonic-tech.com
发表于 2015-8-21 15:12:12 | 显示全部楼层
回复 1# ptech


    It's an unavailable email address
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-24 01:42 , Processed in 0.014495 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表