在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2104|回复: 5

[讨论] 有坛友熟悉奥地利微电子AMS H18工艺的吗?

[复制链接]
发表于 2015-8-20 11:04:21 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
探讨探讨
发表于 2015-8-20 12:19:15 | 显示全部楼层
没做过,不过0.18 能有多滑头呢,都差不多的
 楼主| 发表于 2015-8-20 15:03:04 | 显示全部楼层
回复 2# icfbicfb


里面有些DRC错误一直解决不了。TG=thick gate layer   PC=POLY   RX=ODcheck GRTG267_HV
(((NW touching TG) touching (PC over RX)) not over DNmust be tied down by the time M1 is complete.
valid tie down 1 : pdiff in NW is connected to ndiff in substrate by m1
valid tie down 2:  ndiff in NW (ntap) is connected to ndiff in substrate by m1( or straddle NW edge)
valid tie down 3 : ndiff/pdiff in NW is connected to ptap in substrate by m1( or pdiff straddles NW edge




这个错误不知怎么下手   版主大大了解吗?
 楼主| 发表于 2015-8-20 15:07:38 | 显示全部楼层
回复 2# icfbicfb
这是我在rule文件中找到的关于这一条rule的 定义

   // TG267_HV//
//XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
//
        x_nw_to_tie_1 = ((NW NOT GRLOGIC) OR (NW INTERACT BB)) INTERACT gate
        x_nw_to_tie   = NW INTERACT x_nw_to_tie_1
        x_optionnal_nw_to_tie = NW INTERACT (((NW NOT GRLOGIC) OR (NW INTERACT BB)) NOT INTERACT gate)
// First possible tie down for GR267
//
// H18REV5
        x_ndiff_for_267_td1 = ndiff NOT (NW OR (DN OR (BB OR (BFMOAT OR RXHV))))
        //x_ndiff_for_267_td1 = ndiff NOT (NW OR (PI OR (BB OR BFMOAT)))
        x_pdiff_in_nwell = (pdiff AND NW) NOT PC
        x_ndiff_in_nwell = (ndiff AND NW) NOT PC


CONNECT pcop_res M1 BY ca_all
CONNECT rxop_res M1 BY ca_all


CONNECT M1 x_ndiff_for_267_td1 BY ca_all
CONNECT M1 x_ndiff_in_nwell BY ca_all
CONNECT x_ndiff_in_nwell x_ndiff_for_267_td1
CONNECT M1 x_pdiff_in_nwell BY ca_all


        x_valid_267_td1 = NET AREA RATIO x_pdiff_in_nwell x_ndiff_for_267_td1 > 0


// Second possible tie down for GR267


// H18REV5
// DN / RXHV
        //x_ndiff_for_267_td2_1 = (ndiff OUTSIDE (NW OR (PI OR (BB OR BFMOAT))))
        //                        OR (((ndiff CUT NW) NOT NW) OUTSIDE (NW OR (PI OR (BB OR BFMOAT))))
        //x_ndiff_for_267_td2_2 = (ndiff NOT ((PI OR BB) OR BFMOAT)) CUT NW
        x_ndiff_for_267_td2_1 = (ndiff OUTSIDE (NW OR (DN OR (BB OR (BFMOAT OR RXHV)))))
                                OR (((ndiff CUT NW) NOT NW) OUTSIDE (NW OR (DN OR (BB OR (BFMOAT OR RXHV)))))
//
        x_ndiff_for_267_td2_2 = (ndiff NOT ((PI OR BB) OR BFMOAT)) CUT NW
        x_ndiff_for_267_td2 = x_ndiff_for_267_td2_1 OR x_ndiff_for_267_td2_2


CONNECT M1 x_ndiff_for_267_td2 BY ca_all
CONNECT RX x_ndiff_for_267_td2
CONNECT x_ndiff_for_267_td2 x_ndiff_in_nwell


        x_valid_267_td2 = NET AREA RATIO x_ndiff_in_nwell x_ndiff_for_267_td2 > 0


// Third possible tie down for GR267
// Third possible tie down for GR267


// H18REV5
// DN/RXHV
        //x_sxcont_for_267_td3_1 = sxcont NOT (NW OR (PI OR (BB OR BFMOAT)))
        //x_sxcont_for_267_td3_2 = (pdiff NOT (PI OR (BB OR BFMOAT))) CUT NW
        x_sxcont_for_267_td3_1 = sxcont NOT (NW OR (DN OR (BB OR (BFMOAT OR RXHV))))
        x_sxcont_for_267_td3_2 = (pdiff NOT (DN OR (BB OR (BFMOAT OR RXHV)))) CUT NW
//
        x_diff_in_nwell = x_pdiff_in_nwell OR x_ndiff_in_nwell
        x_sxcont_for_267_td3 = x_sxcont_for_267_td3_1 OR x_sxcont_for_267_td3_2


CONNECT M1 x_sxcont_for_267_td3 BY ca_all
CONNECT RX x_sxcont_for_267_td3
CONNECT M1 x_diff_in_nwell BY ca_all
CONNECT x_sxcont_for_267_td3 x_diff_in_nwell


        x_valid_267_td3 = NET AREA RATIO x_diff_in_nwell x_sxcont_for_267_td3 > 0
//
// AMS : not over DN
//
x_nwtg_to_tie = ((NW INTERACT TG) INTERACT gate) NOT DN


CONNECT NW x_valid_267_td1
CONNECT NW x_valid_267_td2
CONNECT NW x_valid_267_td3
CONNECT NW PI


CONNECT x_nwtg_to_tie x_valid_267_td1
CONNECT x_nwtg_to_tie x_valid_267_td2
CONNECT x_nwtg_to_tie x_valid_267_td3
CONNECT x_nwtg_to_tie PI


GRTG267_HV {@ (((NW touching TG) touching (PC over RX)) not over DN
         @ must be tied down by the time M1 is complete.
         @ valid tie down 1 : pdiff in NW is connected to ndiff in substrate by m1
         @ valid tie down 2:  ndiff in NW (ntap) is connected to ndiff in substrate by m1( or straddle NW edge)
         @ valid tie down 3 : ndiff/pdiff in NW is connected to ptap in substrate by m1( or pdiff straddles NW edge)
         NET AREA RATIO x_nwtg_to_tie OVER x_valid_267_td1 x_valid_267_td2 x_valid_267_td3 == 0 }
 楼主| 发表于 2015-8-21 10:38:33 | 显示全部楼层
版主在吗
发表于 2015-8-21 19:24:12 | 显示全部楼层
不是特别清楚,发layout版面看看吧
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-3 06:41 , Processed in 0.042629 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表