本人在用服务器做DAC的数字电路部分,发现在综合前RTL的功能验证正确,但综合后,生成的网表文件通过了 形式验证,做PT时,有很多违例,vcs动态仿真结果页只有输入信号,输出信号几乎都为NA值(不知道这是什么值);之后直接用综合后的网表文件画了版图,进行了vcs后仿,结果却是对的Report : timing
-path_type full
-delay_type min
-max_paths 1
-transition_time
Design : top_interpolator
Version: C-2009.06-SP3
Date : Thu Jul 9 21:39:49 2015
****************************************
Startpoint: reset (input port)
Endpoint: CIC/cha_zhi3/count_reg
(removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min
Point Trans Incr Path
-----------------------------------------------------------------------------
clock (input port clock) (rise edge) 0.00 0.00
clock network delay (ideal) 0.00 0.00
input external delay 0.00 0.00 r
reset (in) 0.00 0.00 0.00 r
CIC/reset (ling_jie) 0.00 0.00 0.00 r
CIC/cha_zhi3/reset (cha_ling_zhi2) 0.00 0.00 0.00 r
CIC/cha_zhi3/count_reg/SN (JKFFSX1) 0.00 0.00 0.00 r
data arrival time 0.00
clock clk (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 1.00 1.00
clock uncertainty 1.75 2.75
CIC/cha_zhi3/count_reg/CK (JKFFSX1) 2.75 r
library removal time 0.17 2.92
data required time 2.92
-----------------------------------------------------------------------------
data required time 2.92
data arrival time 0.00
-----------------------------------------------------------------------------
slack (VIOLATED) -2.92
Startpoint: CIC/cha_zhi3/chazhi_hou_reg[0]
(rising edge-triggered flip-flop clocked by clk)
Endpoint: CIC/delay_line2_0_reg[0]
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Point Trans Incr Path
-----------------------------------------------------------------------------
clock clk (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 1.00 1.00
CIC/cha_zhi3/chazhi_hou_reg[0]/CK (DFFRHQX1)
-0.01 0.00 1.00 r
CIC/cha_zhi3/chazhi_hou_reg[0]/Q (DFFRHQX1) 0.00 0.32 * 1.32 f
CIC/cha_zhi3/U31/Y (DLY4X1) 0.00 1.06 * 2.38 f
CIC/cha_zhi3/U30/Y (CLKBUFXL) 0.00 0.31 * 2.70 f
CIC/cha_zhi3/chazhi_hou[0] (cha_ling_zhi2) 0.00 0.00 * 2.70 f
CIC/delay_line2_0_reg[0]/D (DFFRHQX1) 0.00 0.00 * 2.70 f
data arrival time 2.70
clock clk (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 1.00 1.00
clock uncertainty 1.75 2.75
CIC/delay_line2_0_reg[0]/CK (DFFRHQX1) 2.75 r
library hold time -0.05 * 2.70
data required time 2.70
-----------------------------------------------------------------------------
data required time 2.70
data arrival time -2.70
-----------------------------------------------------------------------------
slack (MET) 0.00
Startpoint: filter_in[1]
(input port)
Endpoint: Compensantor/delay_reg[0][1]
(rising edge-triggered flip-flop clocked by clk16)
Path Group: clk16
Path Type: min
Point Trans Incr Path
-----------------------------------------------------------------------------
clock (input port clock) (rise edge) 0.00 0.00
clock network delay (ideal) 0.00 0.00
input external delay 0.00 0.00 f
filter_in[1] (in) 0.06 0.02 0.02 f
Compensantor/filter_in[1] (compensantor) 0.00 0.00 * 0.02 f
Compensantor/delay_reg[0][1]/D (DFFRHQX1) 0.00 0.00 * 0.02 f
data arrival time 0.02
clock clk16 (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 0.00 0.00
Compensantor/delay_reg[0][1]/CK (DFFRHQX1) 0.00 r
library hold time -0.04 * -0.04
data required time -0.04
-----------------------------------------------------------------------------
data required time -0.04
data arrival time -0.02
-----------------------------------------------------------------------------
slack (MET) 0.05
Startpoint: CIC/cha_zhi2/chazhi_hou_reg[0]
(rising edge-triggered flip-flop clocked by clk2)
Endpoint: CIC/delay_line1_0_reg[0]
(rising edge-triggered flip-flop clocked by clk2)
Path Group: clk2
Path Type: min
Point Trans Incr Path
-----------------------------------------------------------------------------
clock clk2 (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 0.00 0.00
CIC/cha_zhi2/chazhi_hou_reg[0]/CK (DFFRHQX1)
-0.01 0.00 0.00 r
CIC/cha_zhi2/chazhi_hou_reg[0]/Q (DFFRHQX1) 0.00 0.32 * 0.32 f
CIC/cha_zhi2/chazhi_hou[0] (cha_ling_zhi1) 0.00 0.00 * 0.32 f
CIC/delay_line1_0_reg[0]/D (DFFRHQX1) 0.00 0.00 * 0.32 f
data arrival time 0.32
clock clk2 (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 0.00 0.00
CIC/delay_line1_0_reg[0]/CK (DFFRHQX1) 0.00 r
library hold time -0.04 * -0.04
data required time -0.04
-----------------------------------------------------------------------------
data required time -0.04
data arrival time -0.32
-----------------------------------------------------------------------------
slack (MET) 0.37
Startpoint: CIC/cha_zhi1/chazhi_hou_reg[0]/CK
(internal path startpoint clocked by clk4)
Endpoint: CIC/delay_line0_0_reg[0]
(rising edge-triggered flip-flop clocked by clk4)
Path Group: clk4
Path Type: min
Point Trans Incr Path
-----------------------------------------------------------------------------
clock clk4 (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 0.00 0.00
CIC/cha_zhi1/chazhi_hou_reg[0]/CK (DFFRHQX1)
-0.01 0.00 0.00 r
CIC/cha_zhi1/chazhi_hou_reg[0]/Q (DFFRHQX1) 0.00 0.32 * 0.32 f
CIC/cha_zhi1/chazhi_hou[0] (cha_ling_zhi0) 0.00 0.00 * 0.32 f
CIC/delay_line0_0_reg[0]/D (DFFRHQX1) 0.00 0.00 * 0.32 f
data arrival time 0.32
clock clk4 (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 0.00 0.00
CIC/delay_line0_0_reg[0]/CK (DFFRHQX1) 0.00 r
library hold time -0.04 * -0.04
data required time -0.04
-----------------------------------------------------------------------------
data required time -0.04
data arrival time -0.32
-----------------------------------------------------------------------------
slack (MET) 0.37
Startpoint: Compensantor/com_filter_out_reg[0]
(rising edge-triggered flip-flop clocked by clk16)
Endpoint: Halfband/halfband_in_reg[0]
(rising edge-triggered flip-flop clocked by clk8)
Path Group: clk8
Path Type: min
Point Trans Incr Path
-----------------------------------------------------------------------------
clock clk16 (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 0.00 0.00
Compensantor/com_filter_out_reg[0]/CK (DFFRHQX1)
-0.01 0.00 0.00 r
Compensantor/com_filter_out_reg[0]/Q (DFFRHQX1)
0.00 0.33 * 0.33 f
Compensantor/com_filter_out[0] (compensantor)
0.00 0.00 * 0.33 f
Halfband/com_filter_out[0] (halfband) 0.00 0.00 * 0.33 f
Halfband/U668/Y (AND2X2) 0.00 0.19 * 0.52 f
Halfband/halfband_in_reg[0]/D (DFFRHQXL) 0.00 0.00 * 0.52 f
data arrival time 0.52
clock clk8 (rise edge) 0.00 0.00 0.00
clock network delay (ideal) 0.00 0.00
Halfband/halfband_in_reg[0]/CK (DFFRHQXL) 0.00 r
library hold time 0.03 * 0.03
data required time 0.03
-----------------------------------------------------------------------------
data required time 0.03
data arrival time -0.52
-----------------------------------------------------------------------------
slack (MET) 0.49