在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1388|回复: 1

[招聘] 国内知名IC设计公司急聘SOC Verification Engineer!!!工作地点:上海

[复制链接]
发表于 2015-7-9 16:04:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Dear All,国内知名IC设计公司急聘SOC Verification Engineer!!!工作地点:上海
年薪20-35w,具体可谈
欢迎投递简历至Jessicawu2308@hotmail.com或加qq:931297119进行咨询
JD如下:
JOB RESPONSIBILITIES
-
Apply specialist skills and knowledge in both hardware and software to perform Pre-Silicon verification tasks for complex Media Processor SOC devices
-
Perform co-verification of processor models and RTL including application software and firmware verification.
-
Support the development of multi abstraction/views to enable a thorough SoC verification from unit level to system level
-
Participation in the continued development of verification strategies; evaluate and integrate cutting edge verification/emulation methodologies into the tool flow
-
Work with other cross functional teams to specify, verify and improve SoC quality and timeliness to production

EDUCATION REQUIREMENTS
Bachelor degree in Electrical Engineering or related area, MSEE is preferred

YEARS OF EXPERIENCE REQUIREMENT
3 years or above experience in asic/complex SoC verification.

KEY KNOWLEDGE, SKILLS AND ABBILITIES REQUIRED
-
Experience of SOC designs with embedded processor cores and their integration with other system components including memory subsystems and peripherals
-
Familiar with Microprocessor and/or dsp instruction sets and how low level driver software integrates into SOC architecture. Solid debugging ability on arm processors is preferred
-
Familiar with hdl languages, simulation tools and testbench design, low level assembler languages and C, or C++, scripting languages (Python/Makefile/Perl)
-
Good English and communication skills
-
Experience related to stream processing, video/audio decoding, process technology and reliability qualification is a plus
-
Experience with a high-level verification language such as System verilog or Specman is preferred
-
Hands-on experience with UVM is a plus
-
Experience related to Low Power Verification with UPF/CPF flow is a plus
-
Experience with gate level simulation is preferred
-
Some RTL design/modeling experience is a plus
-
Hands-on verification experience with Emulator/FPGA platform is a plus
发表于 2019-2-5 23:55:24 | 显示全部楼层
hgf jhgfjhfjhfky
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-14 13:03 , Processed in 0.022447 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表