马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
旋智有限公司是一家由美国硅谷以及国内本土资深专业人士创办的IC公司，主要从事工业控制领域相关产品的研发。旋智以TI, FREESCALE为标杆，致力于建设一个世界顶级的结合半导体技术，系统软件及终端应用的公司。公司的投资者主要来自海外，多半是半导体行业内的著名人士。公司现阶段主要做控制器，已经有产品以及稳定的客户。
公司为员工提供：
1.
全面的锻炼机会和轻松的学习环境；
2.
良好的职业发展前景；
3.
具有竞争力的薪资。
如果你有如下愿望，不妨考虑加入我们这样一个初创型公司：
1.
充分展示个人潜力；
2.
工作环境有一种大家庭的感觉；
3.
在完成工作的同时获得乐趣。
公司现有以下职位招聘：
职位一：模拟/混合信号电路设计工程师（全职）
地点：上海
职责
1.为汽车、消费品和工业市场研究和开发先进的模拟和混合信号电路系统；
2.参与模拟和混合信号IP架构路线图开发；
3.参与设计周期的各个方面，包括体系结构开发，晶体管级设计，协助数字系统和软件团队的工作，版图设计和实验室测试，生产、销售和客户支持；
4.开发新的技术和产品。
要求
1.电子工程专业硕士或博士学历，且有3年及以上模拟和混合信号电路设计经验；
2.熟练掌握模拟电路设计，寄生和噪声分析，CMOS工艺知识；
3.了解Layout流程，验证检查，如DRC, ERC, LVS；
4.具有关键模拟模块和系统的基本知识，例如(但不限于)能带和偏压电路，ADC/DAC, LDO,电荷泵，PLL/ DLL，电源转换器；
5.具有强烈的责任心，能独立开展工作，以及及时和可靠的完成工作；
6.良好的沟通能力和团队协作能力；
7.具备模拟CAD相关知识（例如PDK安装、Pcell设计、Skill脚本）优先；
8.具备Verilog/Veriloga/VerilogAMS建模经历者优先。
主要技能及经验1 1.具有高分辨率ADC设计和生产经验，16位或更高优先
2.高速管道或SAR ADC 3.高分辨率ADC 4.具有信号处理的基本知识
主要技能及经验2 1.高压设计经验,如栅极驱动器
2.了解高压硅制造技术
3.了解电源转换设计，如DC/DC和AC/DC的转换
职位二：固件工程师（全职）
地点：上海 / 深圳
职责：
1.SDK的研发，期间需要与设计人员密切合作；
2. 源代码版本控制，以及文档的编写、整理及维护。
要求：
1. 自我激励和学习的能力；
2. 精通C/C++；
3. 擅长复杂嵌入式系统的调试；
4. 有ARM相关知识者优先；
5. 熟悉PCB的设计和布线；
6. 较强的交流能力；
7. 有出差的意愿。
职位三：电机控制应用工程师（全职）
地点：深圳罗湖（将成为深圳的第一名员工）
职责：
1. 为主要客户提供支持，特别是参与系统架构以及产品的早期设计；
2. 与研发团队一起理解系统指标，将客户的需求转化为系统解决方案。
要求：
1. 自我激励和学习的能力；
2. 精通C/C++；
3. 擅长复杂嵌入式系统的调试；
4. 有ARM相关知识者优先；
5. 熟悉PCB的设计和布线；
6. 较强的交流能力；
7. 有出差的意愿。
职位四：验证工程师（全职）
地点：上海
职责：
1. 负责制定高覆盖率的芯片/模块验证计划；
2. 用SystemVerilog以及各种验证方法学（覆盖率模型，带约束的随机向量生成等）进行模块以及全芯片的验证；
3. 执行带时序的后仿真工作；
4. 为芯片测试工程师提供测试机测试向量；
5. 在基于ARM的SOC芯片中利用固件代码（C/C++）进行芯片测试；
6. 帮助FPGA工程师搭建并调试芯片/模块的FPGA验证环境。
要求：
1. 理解UVM流程和环境；
2. 有使用设计和验证工具的经验；
3. 具有Verilog、UVM测试架构和系统的验证知识；
4. 具有SoC架构知识；
5. 具有C++编程经验；
6. 具有团队合作精神及对胜利的渴望；
7. 具有良好的沟通能力；
8.EECS硕士优先。
职位五：SoC ASIC设计工程师（全职）
地点：上海
职责
1.SoC级别的设计实现；
2.基于Synopsys DC/DCT/DCG流程的超低功耗综合；
3.基于LEC或formality工具的RTL到门级、门级到版图后网表的形式化检查；
4.与后端人员一起基于Primetime-SI完成各种工艺角和模式下的时序收敛；
5.基于Perl、TCL或其他Shell脚本建立或优化EDA设计方法学流程；
6.帮助用SystemVerilog以及各种验证方法学（覆盖率模型，带约束的随机向量生成等）进行模块以及全芯片的验证；
7.帮助DFT相关工作。
要求
1.EE硕士及以上学历；
2.深刻理解实现超低功耗高速复杂SoC的DC/DCT/DCG综合流程；
3.具备LEC或formality等形式化检查相关工具的使用经验；
4.具备在PR阶段ICC中时钟树综合的概念；
5.精通静态时序分析，掌握从单元级到顶层的时序收敛；
6.精通Perl/Tcl/Shell脚本；
7.良好的沟通能力和团队合作精神；
8.了解UVM相关知识者优先；
9.具备DFT相关经验者优先；
10.具备电机控制或以太网相关经验者优先。
有意者请发简历到hr@spintrol.com，期待你的加入。
Spintrol is an IC startup company founded by amixof veterans from Silicon Valley and local Chinese professionals. Backedbyseveral best-known figures in the semiconductor industry. Spintrol focuses onindustrial applications.
We can provide you:
1.
Great training withfun learning environment.
2.
Great potential forcareer.
3.
Competitivecompensation.
Joining an early stage startup is the choiceforthose who dream big
1.
Show your potential,then sky is the only limit.
2.
Have the feeling ofbeing in a family.
3.
Get the job done whilehaving fun.
Following job openings are available now:
Position 1:Analog/Mixed-signalCircuitDesignEngineer(Full-time)
Location: Shanghai
Responsibilities
1.
Research anddevelopment of state-of-the-art analog andmixed-signal circuit systems forautomotive, consumer and industrial markets
2.
Participate in analogand mixed-signal IP architecture roadmapdevelopment
3.
Participate in allaspects of design cycle, includingarchitecture development, transistor leveldesign, interaction with digitalsystem and software teams, layout supervision,lab characterization, production,marketing and customer support
4.
Develop products tomeet the performance targets in timelyfashion
Requirements
1.
MSEE/PhD with minimum3 years of professional experience inanalog & mixed signal IC design. Aproven record of releasing design tomarket is preferred
2.
Strong knowledge ofanalog circuit design, parasitic and noiseanalysis, CMOS device physics andfabrication
3.
Understanding oflayout flow and verification checks such asDRC, ERC, LVS
4.
Basic knowledge of keyanalog blocks and systems, such as (butnot limited to) bandgap and biasingcircuitry, ADC/DAC, LDO, charge pump,PLL/DLL, power converters
5.
Experience withcadence design environment, ocean,Veriloga/Verilog Matlab/Simulink/MathCAD aplus
6.
Ability to takeownership of the project, work independentlywith minimal supervision, provideattention to details, resulting in timely andreliable delivery
7.
Clear communicator andteam player
Focus Skills and Experience 1
1.
Experience inhigh-resolution ADC design and production,preferably 16-bit and higher
2.
High-speed pipeline orSAR ADC
3.
High-resolutionsigma-delta ADC
4.
Basic knowledge ofsignal processing concepts
Focus Skills and Experience 2
1.
Experience inhigh-voltage design, such as gate driver
2.
Understanding ofhigh-voltage silicon manufacturing technology
3.
Basic understanding ofpower conversion design, such as DC/DCand AC/DC converters
Position 2: Firmware Engineer (Full-time)
Location: Shanghai / Shenzhen
Responsibilities
1.
SDK delivery, workingwith silicon team closely
2.
Creating andmaintaining collaterals and content for products
Requirements
1.
Self-driven, think outof the box
2.
Strong knowledge ofC/C++ is essential
3.
Good knowledge ofdebugging and problem solving complexembedded systems
4.
Good knowledge of ARMis a plus
5.
Familiar with PCBdesign and layout
6.
Strong communicationskills
7.
Willing to travel
Position 3: Motor Control ApplicationEngineer(Full-time)
Location: Shenzhen (Will be the firstemployeeinShenzhen office)
Responsibilities
1.
Support the regionalkey selected accounts, especially withregard to system level architecture andearly engagement design-in activities
2.
Working with R&Dteam to understand system specificationsand translate customers’needs intosystem level solutions
Requirements
1.
Self-driven,think outof the box
2.
Strong knowledge ofC/C++ is essential
3.
Good knowledge ofdebugging and problem solving complexembedded systems
4.
Good knowledge of ARMis a plus
5.
Familiar with PCBdesign and layout
6.
Strong communicationskills
7.
Willing to travel
Position 4: Verification Engineer (Full-time)
Location: Shanghai
Responsibilities
1.
Create theverification plan for full chip/block level with ahigh functional coverage byfully understanding the design specification.
2.
Full chip/block levelverification with constrained-randomstimulus/coverage model usingSystemverilog and UVM methodology.
3.
Responsible for postsimulation and debug.
4.
Provide the testvectors for validation engineer.
5.
Using firmwarecode(C/C++) to verify the ARM based SoC chip.
6.
Help to build up theFGPA verification environment.
Requirements
1.
Good knowledge of UVMmethodology.
2.
Familiar with the EDAtools of design and verification.
3.
Deep understanding ofASIC design and verification flow.
4.
Good knowledge of SoCarchitecture.
5.
Experience of C/C++programming.
6.
Must be a good teamplayer and eager to success.
7.
Strong communication,analytical skills.
8.
BSEE/CS or MSEE/CSdegree.
Position 5: SoC ASIC Design Engineer (Full-time)
Location: Shanghai
Responsibilities
1.
SoC levelimplementation.
2.
UPF Synthesis withSynopsys DC or DCT/G flows.
3.
RTL2Gate and Gate2Gateformal check with LEC and/or formalitytools.
4.
Working with back-endteam to timing closure in Primetime-SIon multi-corners and multi-modes.
5.
Ability to build or improvethe EDA-methodology-flow withperl, tcl or shell.
6.
Support on fullchip/block level verification withconstrained-random stimulus/coverage modelusing Systemverilog and UVMmethodology.
7.
Support on DFT.
Requirements
1.
BSEE degree or above.
2.
Strong understandingof synthesis flow using DC/DCT/DCG - fora low power (UPF) and high speed complexSoC.
3.
Hands on experiencewith formal verification tools such as LECand/or formality.
4.
Must have the CTSconceptions in ICC at P&R stage.
5.
Strong STA skills.Must have thorough knowledge on closingtiming at unit and top level.
6.
Proficient in Perl,Tcl and Shell programming.
7.
Clear communicator andteam player.
8.
Knowledge on UVM is aplus.
9.
Experience in DFT willbe plus.
10.Experience with motor control or Ethernet is a plus.
Please send your resume to hr@spintrol.com
| 
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2015-6-18 11:56:24
