在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3885|回复: 16

[招聘] 厦门asic岗位招聘

[复制链接]
发表于 2015-6-5 20:55:05 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
厦门asic岗位招聘。应届和社招均欢迎,本科硕士均欢迎。
做手机芯片的,国内没几家,一搜就知道名字了。
简历请发邮箱 shuli198349@163.com

//////////////////////////////////////////////////////////////////////////////////////////////////////////
1:SOC/IP 数字电路设计工程师-厦门工作内容/职位描述:

1. Responsible for IPs design/verification and SOC/SUBSYS design/integration/verifications.
2. Responsible for IPs/SOC design FPGA emulation/verification.
3. Responsible for chip verification and performance analysis and correlation.
4. Responsible for ASIC mass production.
任职资格:

1. 2+ years working experience. Proficiency in logic design, verification, synthesis, and testing.
2. Proficiency in Verilog design, simulation, and debugging.
3. Good with low power design methodologies.
4. Good with SOC design knowledge.
5. Good with wireless communication, multimedia, ISP, 2D/3D graphic, etc. knowledge.
6. Good with ARM CPUs and relative AMBA bus design experiences.
7. Good with C-Shell, TCL or Perl experiences.
8. Good with UVM, OVM or VMM experiences.
9. Self-motivated and good team work.

//////////////////////////////////////////////////////////////////////////////////////////////////////////
2:SOC 整合流程设计工程师-厦门工作内容/职位描述:

1. Responsible for SOC frontend flow development : synthesis, low power, DFT/BIST, floorplan/CTS, STA/sign-off, SI/PI analysis, etc.
2. Responsible for SOC mass production CP/FT/MT issues clarifying/solving.
3. Responsible for chip performance characterization and bench correlation.
4. Responsible for test cost reduction and quality improvement.
5. Responsible for advanced sub-micron technology frontend flow development.
任职资格:

1. 2+ years working experience, proficiency in logic and digital circuit design
2. Good with nLint, synthesis, LEC, STA, CTS, DFT/BIST, low power design, etc. experiences.
3. Familiar with UNIX/LINUX, TCL, Perl, C-Shell, etc.
4. Self-motivated and good team work.


//////////////////////////////////////////////////////////////////////////////////////////////////////////
3:SOC设计验证&效能分析工程师工作内容/职位描述:

1. Responsible for IPs/SOC design verification/regression through efficient methodologies.
2. Responsible for SOC system performance evaluation (ESL).
3. Responsible for SOC hardware/software co-emulation, analysis, and verification.
任职资格:

1. 2+ years working experience, proficiency in logic design
2. Good with ARM/microprocessor/computer archiecture knowledge.
3. Preferably mathematical/statistical analysis background.
4. Good with UNIX/C/C++, TCL, Makefile, Perl or Python.
5. Good with UVM, OVM or VMM experiences.
6. Good with Assertion-based verification/SVA.
7. Self-motivated and good team work.
发表于 2015-6-7 15:54:24 | 显示全部楼层
顶LZ!!!!!
发表于 2015-6-7 22:52:06 | 显示全部楼层
赞一个
发表于 2015-6-8 10:19:05 | 显示全部楼层
不错的啊
 楼主| 发表于 2015-6-8 23:09:29 | 显示全部楼层
莫沉了,顶起来~~~
长期有效啊~~~~
 楼主| 发表于 2015-6-10 09:25:49 | 显示全部楼层
各位不好意思,前面手机邮箱出问题了,没有看到邮件。
简历已收到的我都回复了,合适的我会尽快电话联系,谢谢。
 楼主| 发表于 2015-6-10 09:28:23 | 显示全部楼层
不好意思,前面手机邮箱出问题了,没有看到邮件。
简历已收到的我都回复了,如果合适我会尽快电话联系,谢谢。
 楼主| 发表于 2015-6-16 10:11:48 | 显示全部楼层
继续,一直有效。
发表于 2015-6-16 10:34:50 | 显示全部楼层
请问昨天贵公司给我打电话,但是我的简历是以前的,有些情况在电话里面忘说了,该怎么更新简历呢?
发表于 2015-6-16 10:34:57 | 显示全部楼层

标题

本帖最后由 chen1q 于 2015-6-16 10:37 编辑

重复了
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 19:38 , Processed in 0.030178 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表