在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1114|回复: 0

[招聘] Cadence SH 招聘高级数字后端产品测试工程师

[复制链接]
发表于 2015-3-19 10:00:03 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Cadence SH 招聘高级数字后端产品测试工程师       
Job location: Shanghai

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

If you have interest, PLS send your update CV to zhangyl@cadence.com

1.   Lead/Senior Product Validation Engineer (Lower Power and Static Timing Analysis)   
欢迎有工作经验人士和应届博士、硕士生投递
Position Description:
1. Identify Low Power solution and timing sign-off challenges in complex SOC designs and advanced process nodes
2. Proactively provide Low Power & STA development suggestions to R&D.
3. Build up Lower Power & STA expertise and deliver support to field team and customers whenever needed.
4. Required to acquire expertise and ownership over existing product components as well as develop brand new product features.
5. Project leader on important Low Power or STA features.
  
Position Requirements:
1. Bachelor with 5 years related experience or Master with 2 years related experience in design house, FAB or EDA Company.
2. Rich experience in IC design flow (front-end or back-end).
3. Experience in Low Power flow (CPF or IEEE1801), knowledge in timing closure is a strong plus.
4. Good Unix System knowledge and script skill of TCL/TK/CSH/PERL.
5. Excellent capability of self-learning, problem solving skills;
6. Be proactive and self-motivated;
7. Strong leadership;
8. Good written English and oral English is a strong plus

2. Senior Product Validation Engineer (for GPS)
Position Description:
This engineer will work in Encounter GPS (Global Physical Synthesis) product validation team. The responsibilities include:
a) Assist in Cadence EDI development and validation
b) Validate and maintain comprehensive GPS unit and flow test cases for Encounter Digital Implementation System.
c) Develop test suites of the new features of EDI GPS function
  
Position Requirements:
a)MS of EE/CS
b)Digital IC design knowledge is necessary, statistic timing analysis knowledge is a strong plus
c)Unix System knowledge, vi/TCL/TK/CSH/Perl will be plus.
d)Good communication in English and Chinese, good confidence and self-motivation.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-8 01:53 , Processed in 0.017698 second(s), 9 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表