在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1726|回复: 1

[招聘] 【NVIDIA社招】ASIC Design工程师急招!

[复制链接]
发表于 2014-12-4 10:32:17 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

NVIDIAOpportunity(Update in 12/4/2014)


投递方式:

简历发送至HR(Yvette)邮箱:yvettes@nvidia.com;


Contact Info:

Email:  yvettes@nvidia.com

Tel :     +(86 21) 61043660


Location: Zhangjiang,Shanghai



Positions summary:

1. ASIC Design Engineer—Computer Vision(GPU)

2. ASIC DesignEngineer –Xbar(GPU)

3. Senior ASICDesign Engineer—Display (GPU)


Job Description:

1. ASIC Design Engineer—Computer Vision(GPU)

Qualifications:   Responsibilities:

- Co-work with architect to define modulearchitecture/micro-architecture.

- Building for NVIDIA next generation IPs

- Involved in the whole ASIC flow.

Minimum Requirement:

- BS/MS in electrical/computer engineering andrelated.

- 3+ years’ experience in ASIC design. Strongdesign/implementation skills in Verilog. Solid understanding in timing/poweroptimization skills of digital design.

- Perl scripting skills is appreciated as aplus.

- Video/Camera/ImagePostProcessing/ComputerVisionrelated experience is a big plus.

- Fluent English (both written and spoken) andexcellent communication skills

- Demonstrated ability to work independently aswell as in a multi-disciplinary group environment

- Proactive & team work

2. ASIC Design Engineer –Xbar(GPU)

Job Description/Qualifications:

Required Skills:

1.
Ability to communicate technical subjects inboth written and oral form

2.
Strong Verilog and Perl programing skills

3.
Good Understanding of RTL synthesis andsimulation tools and gate level debug

4.
Good Understanding of low power designtechnology

5.
Experience with Simulation Tools ¨C CadenceNCSIM, Synopsys VCS or similar

6.
Experience with Synthesis Tools ¨C SynopsysDesign Compiler /DCT/DC Ultra or similar

7.
Experience with large scale design andmulti-system verification

8.
Excellent written and spoken English Language

9.
Self-motivated and work patiently

Desirable Skills:

1.
Some appreciation of Makefile, Shell and C++programing skills

2.
Good knowledge and experience with multi-clockdesign

3.
Good knowledge and experience of internal busprotocol and arbitration design

4.
Experience of scripting working environment

5.
Ability to work with diverse and geographicallydispersed team

3. Senior ASIC Design Engineer-Display(GPU)

Job Description/Qualifications:

The ASIC design engineer is expected to co-workwith architect to define architecture/micro-architecture, do RTL implementationand set up project milestones and drive design & verification progress andtrack project status.

Minimum Requirement:

- BS/MS in electrical/computer engineering andrelated.

- At least 5+ year experience in ASIC design.

- Strong design/implementation skills inVerilog. Solid understanding in timing/power optimization skills of digitaldesign.

- Familiar with ASIC design flow such asmicro-arch spec definition and testplan documentation and code coverage andfunction coverage strategy.

- Strong sense of design timing and area andclock skew issue.

- Strong Perl/Csh scripting skills.

- Fluent English (both written and spoken) andexcellent communication skills

- Demonstrated ability to work independently aswell as in a multi-disciplinary group environment

- Familiar with LCD/LVDS/DisplayPort/HDMI, vertical/horizontalscalar and color space is a big plus

发表于 2014-12-4 17:04:49 | 显示全部楼层
工作地点?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-4 07:13 , Processed in 0.016428 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表