在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1485|回复: 1

[招聘] Cadence招聘Senior design engineer-前端设计

[复制链接]
发表于 2014-9-4 18:20:45 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Title: Senior design engineer-前端设计


Position Description:

•In charge ofIP and SOC logic design, verification and Implementation.

•Daily dutiesinclude: Digital IC micro-architecture, RTL coding, Logic Synthesis, FunctionVerification, DFT, and Static Timing Analysis.

•HDL languageKnowledge, like verilog or vhdl is necessary.

•C/C++/perl/tcl/csh/python,UNIX, Linux experience are plus.

•Excellentanalytical and problem-solving skills. Quick learner-able to learn and applytechnical and complex topics.

•Excellentcommunication skills and the uncanny ability in a cooperative team environmentare required.

•Self-motivated,result-oriented, can take ownership and follow-through on tasks.

Position Requirements:

Essential Qualifications:

•Master degreeor above

•Major inMicro-electronics, Electronic Engineering, Computer Science, InformationTechnology or equivalent

•Ability towork effectively alone or as well as in the team.

•Essentialthat the individual demonstrates strong communication, verbal and written

•Requiresgood communication skills in English.

Desirable Qualifications:

•Good at anyfollowing skill sets: ASIC design, FPGA design, Computer architecture, SOCdesign based on ARM/MIPS.

•Experienceof DDR

If you have interest, PLS send your update CV to zhangyl@cadence.com

发表于 2014-9-8 22:22:57 | 显示全部楼层
谢谢楼主,楼主辛苦了!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-5 23:09 , Processed in 0.015904 second(s), 11 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表