马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
×
Job title: Senior ASIC Design Engineer Location: Beijing/ Department: Storage IC R&D If you have anyinterest in the position, please send your bilingual resume as attachments to
al-china-hr@marvell.com
Subject of your email should be “YourName_University_Applied Position Title”
Job Description
1. Provide low power design scripts for front-end andback-end flow. Carry out low power verification and generate necessary ECOscripts.
2. Run voltage drop (IR drop) analysis on full chip and sub-block levels.Deliver analysis reports and work with back-end designers to improve voltagedrop.
3. Run early stage power estimation and power structure design, such as powergrid and power ring. Evaluate floorplan and power structure, deliver voltagedrop analysis reports.
4. Run SPICE-level voltage drop analysis on hard macros. Deliver analysisreports and work with custom designers to improve voltage drop.
Requirements
1. 2+ years industry working experience with EE/ME or background in relatedareas.
2. Knowledge of low power design techniques, such as power gating, DVFS, RTLlevel power optimization.
2. Experience in two or more of the following areas:
Low power design and verification in either front-end or backend with UPF/CPF.
Back-end design flow, such as floorplan, PNR, DRC, LVS and extraction.
Power analysis with tools like PTPX, Redhawk, XA-RA, Totem.
Digital custom design working with schematic and layout.
3. Experience in one or more of the following techniques will be a plus:
SPICE simulation
Verilog simulation
Scripting with Tcl/Python/Perl
4. Good English skills, especially writing.
Headcount 已确定,急招! |