|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
×
The Role:
· ASIC design
· Work closely with the California teams
· Support chip tape out and bring up
Requirements:
· 3+ years experience in ASIC design
· BS in Electrical Engineering (or equivalent) is a must have, MSEE is desired
· System on Chip (SOC) Integration Experience, including AHB/AXI, CPU, Interface integration
· Experience with WIFI or related wireless technology (i.e. WIMAX, 3G, LTE, etc.) is a plus
· Experience with interfaces such as PCIe, Ethernet, DDR, USB
· Working knowledge of networking protocols such as TCP/IP, 802.3, 802.11
· Working knowledge of C programming language
· Experience with Medium Access protocols a plus
· Must be expert in Verilog RTL language
· Must be familiar with the ASIC design flow from RTL through synthesis, including the tool flow.
· Verification experience – Verilog, System-Verilog, Coverage Analysis
· FPGA emulation experience
· Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging
KT Human Resources Consulting Company (Shanghai) was established in 2001 in response to a need for a recruitment consultancy to be an active, contributing member of the semiconductor community, as opposed to simply a supplier to it.We provide professional search and talent acquisition in the Integrated Circuit、Electronic、Telecommunications industry of international corporations in Greater China. Our client list contains numerous international companies, many of them are long-term customers.
If you interested in the job, pls sent your cv to: hr@kthr.com, thanks!
“KT人才”微信也可查询职位啦!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”即可添加,欢迎大家关注!(关注成功后输入”KT“即可查询职位!) |
|