|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
职位描述:
Responsibilities:
Responsibilities will include developing verification environment; developing test plans for and verifying the function of ASIC; hands-on implementation work for every aspect of ASIC verification, working closely with the system group, architects, design and verification teams. The successful candidate should have experience going through at least one complete and successful ASIC design/verification cycle from architecting and creating ASIC test environment to full completion of the verification work. The candidate also needs to have a full understanding of design using Verilog and working experience with SystemVerilog. A strong communication skill in both Chinese and English is required.
Qualifications:
5+ years of ASIC verification experience, complex SOC verification experience is preferred
Strong programming skills in SystemVerilog
Knowledgeable in Verilog/Verilog-PLI/SystemC/SVA/C/C++
Working Experience with UVM/OVM/VMM (at least one of them)
Responsible for implementation of verification environment and generation of high quality test cases.
BS/MS EE, CE or CS
E-Mail: bestgrace@qq.com
QQ: 2043753191
新浪blog:
http://blog.sina.com.cn/u/1767088102
新浪微博:
http://weibo.com/bestgrace |
|