在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
12
返回列表 发新帖
楼主: jiang_shuguo

[求助] 求助个问题

[复制链接]
发表于 2013-9-5 09:46:47 | 显示全部楼层
回复 7# jiang_shuguo
我觉得还应该考虑输入信号vs的频率,频率不同couple到gate的电压信号也不同,包括幅值和相位;R既有前馈也有反馈,觉得不是这么简单的。
 楼主| 发表于 2013-9-5 10:00:37 | 显示全部楼层
回复 11# aqishisi

Clager,就暗示排除你说的情况了
 楼主| 发表于 2013-9-5 10:03:17 | 显示全部楼层
回复 11# aqishisi


    输入信号vs和 隔直电容Clarge 及隔直电容Clarge 后的信号间的关系是怎样的?包括幅值和相位。我信号系统知识几乎为零。呵呵
发表于 2013-9-5 10:14:42 | 显示全部楼层
回复 13# jiang_shuguo
比如vs频率相当低,那是couple不到gate上的,因为这是一个高通;如果vs频率非常高,couple电容后面就等效为电阻R和反相器输入电容并联,这样反相器gate端还是要考虑电阻R的分压。
发表于 2013-9-5 10:55:58 | 显示全部楼层
charge sensitive amplifier used for charge pulse amplification and reshaping
 楼主| 发表于 2013-9-5 11:00:40 | 显示全部楼层
回复 14# aqishisi


    你把问题复杂化了
发表于 2013-9-5 14:42:03 | 显示全部楼层
本帖最后由 朱立平 于 2013-9-5 16:03 编辑

1.
I think the input capacitor is a large external DC blocking capacitor. So you want to do a circuit with DC block function (high pass filter) &  a low pass function (low pass the high frequency noise). So this circuit has to play the role of a band pass function. So I guess your signal has it`s different DC level & you want it`s  AC component. If this is true, the large external DC blocking cap. has very small impedance (for AC input signal) so the inv`s feed back loop can not overcome the external AC signal through the cap.,so your inv`s input must jump with the input signal.

2. Let`s think about when you ground the input signal. What is the stable state of the inv.?
Since VDD = 6V > Vtn+|Vtp|, the inv`s stable state will be two diode connect PMOS & NMOS between VDD & GND. So we can know that use the inv to play a OP`s function is not wise, because its current is very sensitive to power level. So I suggest you can modify your circuit ( inv. ) use a PMOS current source & a NMOS (change inv`s PMOS as a current source). This can be the same function & bias current is fixed.

3.  For 1. problem, external signal feed through the external large cap. make the inv`s input jump with the input signal. I suggest you can put a resistor between external large cap. & inv`s input (inside chip). Then your circuit will become input R1 (connect to PAD, connect to the external cap.), feed back R2, (R1,R2 ratio can modify the external signal swing & internal output swing).  Inv`s PMOS change to a PMOS current source, so it`s current will fixed. The DC bias point of the NMOS will like PMOS current feed to the diode connected NMOS. With this configuration the NMOS`s input point will not jump with input signal, solve the loop stability issue is your work. Use large enough R1 & R2, that the PMOS & NMOS can control the loop when AC input signal is comming.

4. R1 can also be a ESD protection resistor.

5. Suggust you can use a unit gain buffer to do the same thing (use a large R, pull the buffer`s input to VDD/2).

6. Suggust you can use very week pull-up or pull-down resistor (large R), or pull to your predefine voltage then connect a level shifter, can also do the same thing.
发表于 2013-9-5 15:12:25 | 显示全部楼层
发表于 2013-9-5 18:55:14 | 显示全部楼层
mark。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-7 15:27 , Processed in 0.020975 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表