在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1923|回复: 0

[招聘] NVIDIA PD/PR/DFT opening

[复制链接]
发表于 2013-7-2 17:03:38 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
NVIDIA现有DFT/PD/PR 职位空缺,比较紧急,有意愿的可以发简历到lgao@nvidia.com,标题注明职位。希望相对较大呦PHYSICAL DESIGN ENGINEERDESCRIPTION:A challenging role in physical design for all NVIDIA GPU and Mobile chips, including full chip floorplanning, power/clock distribution, timing optimization, place & route, timing closure, power/signal integrity analysis, and physical verification. Participate in developing methodologies, flow automation and improvements. Opportunity to work with the RTL and Circuit designers to ensure the design is balanced and optimized among physical, RTL, Circuit specifications.MINIMUM REQUIREMENTS:-        BS in Engineering or Science-        Power user of EDA  tools from Synopsys (ICC/DC/PT/STAR-RC), Cadence (EDI/EPS) or Mentor (Olympus-SOC)-        Experience in Clock/Power Distribution, P&R, Timing closure,  RC Extraction, and verification on 65nm, 40nm, or 28nm technology-        2+ years of experience in above areasPREFERRED:-        MS in Engineering or Science-        Experience in physical verification tools from Synopsys (ICV/Mojave) or Mentor (Calibre)-        Proficiency in Perl, TCL and Makefile scriptsJob Title: DFT Engineer (Junior-At least 2yrs’ DFT experience/Senior-At least 4yrs’ relative experience)Department: GPULocation: ShanghaiJob Description/Qualifications:Responsibilities:•        Responsible for DFT implementation including test mode controllers, Memory BIST/Repair and JTAG based on DFT plan.•        Responsible for scan insertion, ATPG and post silicon validation.•        Responsible for DFT logic and pattern verification.•        Responsible for ATE chip bringup and failure analysis.Minimum Requirement:•        BSEE required, MSEE preferred. •        3+ years of experience in DFT/design field•        Strong logic Design and verification background with experience in STA.•        Must possess a strong knowledge of DFT including scan, ATPG, Test Compression, JTAG and BIST.•        Programming in Perl, tcl and C/C++ is a plus•        Good Englisth communication skills•        Self-motivated and good team player
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-19 00:51 , Processed in 0.019620 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表