楼主: wice3
|
逻辑验证与Testbench 编写(节选自《Verilog 设计与验证》吴继华、王诚) |
发表于 2009-4-26 17:58:55
|
显示全部楼层
re
| ||
发表于 2009-5-11 12:09:56
|
显示全部楼层
| ||
发表于 2009-5-11 15:47:40
|
显示全部楼层
xiexie
| ||
发表于 2009-5-18 19:53:43
|
显示全部楼层
Thanks for sharing!
| ||
发表于 2009-5-23 18:41:41
|
显示全部楼层
thanks for sharing
| ||