Input offset simulation

forever1201 · 发表于 2012-2-23 16:16:52

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

Does anyone know how to simulate " Input offset of clocked comparator " by Hspice ?

vint019 · 发表于 2012-2-23 21:49:03

1. Your comparator has gain stage and latch stage.
2. You can not see DC offset at latch stage, because it is saturated at VDD or GND.
3. Set your clock high to let the latch stage in driving mode. (clk=H, driving mode; clk=L, latch mode)
4. You do AC simulation to get voltage gain of your gain stage output.
5. You do DC simulation and do Monte-Carlo simulation. Short gain stage input to let zero input offset. Check gain stage output DC offset voltage for 3 sigma.
6. (output offset)/(voltage gain)=(input offset)
7. You do not worry "how about the offset of latch stage?". Your gain stage offset dominates total offset, because your gain stage voltage gain >20.