在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3041|回复: 1

Conexant Systems

[复制链接]
发表于 2006-11-23 13:05:29 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
asic Design Manager
Working Place:Chengdu, Sichuan
Job Description / Responsibilities
Lead and manage a team of SoC design & verification engineers to support development of semi-custom CMOS complex SoCs for Video
Convergence and Digital TV product. Responsible for team building, mentoring, directing, and appraising the team & individuals.
Will utilize our standard processes and resource management database. Provide technical direction, set challenging goals, and
formulate realistic objectives focusing on elevating the productivity of the team and the quality and timeliness of expected results.
Adhere to a disciplined design process including quality documentation. Support schedule, resource & task planning, specification process,
design, verification, and technical & project reviews including hands-on involvement. Collaborate with marketing and/or customers to align
product and technology development roadmaps and establish clear performance and functional product requirements. Work with other cross
functional teams in China and overseas such as software, systems, product, and test engineering to specify, design, validate, debug, and
improve the product quality and timeliness to production.
Qualification Required
o MSEE, Ph.D. preferred, + min 8 yrs semiconductor industry technical hands-on experience including background in digital signal processing.

o Min 2 yrs functional and/or project management/leadership experience, excellent track record of successful accomplishments leading &
building teams, can overlap technical hands-on experience.

o General knowledge & experience required for more than one of the following areas : broadcast video & audio standards, MPEG2/H.264,
arm9/AMBA, dsp, verilog, Synopsys/TCL, C/C++, and SystemVerilog.

o Proven capability to predict schedules/results, and can identify risks, assumptions, & dependencies.

o Excellent oral/written English skills

o Can manage entire R&D SoC design flow from eliciting & analyzing requirements, developing device specifications, innovating architectural
solutions, RTL and/or firmware implementation, physical synthesis and timing constraints, and functional and performance test plans and
verification.
发表于 2008-2-22 19:39:45 | 显示全部楼层
hai zhao ma?

                               
登录/注册后可看大图
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-6-30 01:34 , Processed in 0.086356 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表