【高通上海】Digital Design Engineer

raulyrx

内部推荐，有意者请将中英文简历发送至：raulyrx@hotmail.com


Location   China - Shanghai  

Job Overview   : Take ownership of logic design, documentation and SoC integration Interact with external IP teams/vendors to resolve all technical implementation and integration issues. Work closely with other Design/DV/Validation/SW teams for bug/issue debug, support and chip bring-up Work closely with STA team and PD to for timing closure   
Minimum Qualifications   Familiar with asic development, especially logic design, RTL coding, verification, synthesis, timing closure and physical design flow
One or more advantages of the followings are highly desirable: Strong background in digital communication, cpu and networking protocols; hands-on experience in WLAN/Wireless SoC design and good understanding of IEEE802.11 standard; Familiarity in advanced low-power SoC design techniques; Experiences with arm/dsp, AHB/AXI bus, NoC and peripheral (PCIe/USB) development.
Excellent teamwork, interpersonal and communication skills.
Fluent in Chinese and English both verbal and written.
Scripting/programming skill in C/C++, Tcl, Perl/Csh desired.
Ability to work in stressful situations with tight schedules to meet.

  
Preferred Qualifications   Minimum 2 years of experience with MSEE/CS or 3 years with BSEE/CS. New graduate(MSEE) also accepted   
      
Education Requirements   MS/BS in EE/CS (MS preferred).