|

楼主 |
发表于 2012-1-13 16:28:34
|
显示全部楼层
TIMINGCHECK部分:
例4:
SDF文件:(SETUP (posedge data) (posedge clk) (3::4));
(HOLD (posedge data) (posedge clk) (1::2));
verilog timing checks:$setup (posedge data, posedge clk, 1);
$hold (posedge clk, posedge data, 2);
例5:
SDF文件:(SETUP (posedge data) (COND rb==1'b1 (posedge clk)) (3::4));
(HOLD (posedge data) (COND rb==1'b1 (posedge clk)) (1::2));
verilog timing checks:$setup (posedge data, posedge clk &&& rb, 1);
$hold (posedge clk &&& rb, posedge data, 2); |
|