在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
楼主: pipiw

[资料] [springer 2012 ebook]Variation Tolerant On-Chip Interconnects

[复制链接]
发表于 2011-12-19 13:03:20 | 显示全部楼层
kankan,xiexie
发表于 2011-12-19 15:01:08 | 显示全部楼层
很不错的新书,多谢分享哦!
发表于 2011-12-19 15:21:11 | 显示全部楼层
好书,增加知识
发表于 2011-12-20 22:56:05 | 显示全部楼层
with the development of CMOS, the variation also become bigger.
so how to treat with the variation is a big issue for the IC designer.
I think that this is a good book even if you maybe at now don't meet the issue.
chip interconnect
发表于 2011-12-21 22:57:44 | 显示全部楼层
看起来像是讲数字电路的书。
发表于 2011-12-22 09:12:21 | 显示全部楼层
好东西,顶一个
发表于 2011-12-22 13:29:42 | 显示全部楼层
Thanks,
学习学习。...
发表于 2011-12-22 14:05:35 | 显示全部楼层
Very interesting book.
As IC clock speed gets faster, more physical limitation on full-chip clock distribution is observed. How to mitigate this effect becomes more challenging. If you focus on mixed-mode design, this topic is good for studying.
Anyway, thanks for kind sharing
发表于 2011-12-22 16:38:02 | 显示全部楼层
很好的资料,谢谢共享。
发表于 2011-12-29 18:35:10 | 显示全部楼层
gooooooooooooooooooooooooood
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-20 12:21 , Processed in 0.036477 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表