|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
ABSTRACT
Designing low-power ASICs in the nanometer era using 65nm and beyond can be complex. With leakage power becoming more dominant as the process technology shrinks, more methods to reduce idle power need to be used. Multi-supply designs with power-down blocks allow for large reductions in leakage power with the trade-off of design complexity. In this paper we will discuss the methodology and flow that was used to implement a multi-supply design with the latest EDA tools: Design Compiler Topographical and IC Compiler. |
|