在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 4514|回复: 13

[招聘] 某著名外资电路设计公司诚聘IC Design Engineer@上海

[复制链接]
发表于 2011-6-21 15:32:33 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
某著名外资电路设计公司诚聘IC Design Engineer@上海

1.
TITLE: IC Design Engineer

职位:IC设计工程师

POSITION NO.: RD-DIG-A

NUMBER: 3

JOB DESCRIPTION:

Responsibility:

- asic architecture design, partitioning and interface definition involving MCU, flash interface, SCSI-like command protocol, high-speed serial interface.

- RTL design, floor planning, device and block level verification, synthesis, physical layout support, STA, DFT.

- LAB and FPGA validation support.

QUALIFICATIONS:
- Above 5 years experience on IC design.

- Strong skill on verilog.

- Multiple projects experience on IC design from specification to tapout.

- Experience on Storage and Datacom protocol or FLASH interface is a plus.

- Experience on large verification testbench and bus-functional models involving systemverilog/systemC or equivalent using constrained random-driven and assertion techniques is a plus.

2.
TITLE: IC Design Engineer

职位:IC设计工程师

POSITION NO.: RD-ALG

NUMBER: 1

JOB DESCRIPTION:

-
Design, evaluate and verify CMOS Analog circuits.

-
Oversee layout and verification activities which include floor plan, LVS and DRC.

QUALIFICATION:

-
BSEE or MSEE.

-
Good fundamental in analysis and design of analog / mixed-signal circuits.

-
Experience in Verilog, Ahdl and/or Matlab.

-
Ability to do layout and provide verification/debugging guidance.

-
Solid knowledge of EDA design tools. (Analog artist, spectre, HSPICE and nc-verilog ...)

-
Familiar with Computer languages such as C, C++, perl.

-
Experience in any of the following areas is preferred: PLL, high-speed I/O’s.

3.
TITLE: IC Design Engineer

职位:IC设计工程师

POSITION NO.: RD-ALG-RF

NUMBER: 1

JOB DESCRIPTION:

-
RF/analog IC design for tuners and receivers for multi-standard TV’s and other wireless systems

-
Design and layout of IC blocks, such as LNA, mixer, VGA/PGA, LPF/BPF, VCO, crystal oscillator, PLL, ADC and DAC

-
Simulation of RF and analog circuits and systems in Spectre/SpectreRF and Matlab

-
Testing and characterization of IC blocks and chips in lab, and ATE and field environments

-
IC process and package evaluation including device modeling and PDK

QUALIFICATION:

-
Over 1 years of experience in RF/analog design with MS or PhD in electric and electronic engineering

-
Understanding receiver architectures for multi-standard TV products and other wireless systems

-
Hands-on experiences in design of IC blocks to chip top levels in deep submicron CMOS technologies

-
Proficient with simulation tools (Spectre/SpectreRF) and oversight of layout design

-
Demonstrated ability for characterization of block and chip performances in lab and ATE environments


-
Strong communication skills and also excellence as team player.



有意向者请联系Veronica,发送简历至veronica@genhr.com

或拨打65081009转131
或15921267159
谢谢!
发表于 2011-6-21 19:54:40 | 显示全部楼层
哪个公司呢??
发表于 2011-6-21 22:47:24 | 显示全部楼层
记号!!!
发表于 2011-6-22 08:11:55 | 显示全部楼层
关注,
 楼主| 发表于 2011-6-22 14:40:14 | 显示全部楼层
在这里不方便透露公司名,有兴趣的话请私下联系我
Veronica,发送简历至veronica@genhr.com

或拨打65081009转131
或15921267159
谢谢!
发表于 2011-6-23 08:31:44 | 显示全部楼层
好公司为啥都在上海?
发表于 2011-6-24 09:51:47 | 显示全部楼层
要找人还不透露公司名字?
 楼主| 发表于 2011-6-24 15:42:05 | 显示全部楼层
有兴趣的可以单独联系我
帖子上不方便说,请谅解,谢谢!
发表于 2011-6-25 11:07:53 | 显示全部楼层
回复 8# Veronicazhang展讯吗?
 楼主| 发表于 2011-6-27 10:41:32 | 显示全部楼层
回复 9# frankcui


   额。。不是哦~
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-27 08:03 , Processed in 0.033331 second(s), 12 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表