Spyglass CDC highlights
-Detection of all clock domains
-Proper synchronization to avoid metastability
-Identification of data correlation and complex glitch scenarios in
-clock crossings
-Identification of data loss in clock domain crossings
-Structured methodology
-High capacity
-Mixed-language, VHDL and Verilog support
-Spyglass environment for analysis and debug