在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4801|回复: 0

denali 3.2 with license

 关闭 [复制链接]
发表于 2011-1-1 17:57:15 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 vanduongbk 于 2011-3-18 11:41 编辑

Denali Software is a world-leading provider of EDA                 
       software and IP products for design and verification of            
       complex SoC designs. Denali抯 domain expertise                     
       combined with high quality EDA and IP products enable              
       customers to deploy PCI Express, NAND Flash, and DDR DRAM         
       subsystems with minimum risk and time-to-market,                  
       while achieving optimal system-level performance.                  
       Find out more about Denali products today.           
Denali is the industry's most complete compliance suite for exercising designs and measuring compliance with the PCI Expresss specification, and ensuring interoperability with other PCI Express designs. Used with the PureSpec™ verification IP product, PureSuite provides a comprehensive, automated solution for functional verification of PCI Express designs.
Comprehensive Test Suite for Bus Protocol Interfaces


The PureSuite product enables designers to dramatically reduce the time and risk associated with functional verification, a task which regularly consumes over 70 percent of the entire chip development cycle. The sheer complexity of new interfaces makes the immediate availability of a robust specification test suite a required element of any design verification effort. Denali.PureSuite.V3.2
Denali.PureSuite.V3.2 Major elements of our PureSuite solution:
  • Matched to the standard's Compliance checklist
  • Hundreds of pre-built tests for exercising specific functionality and corner cases
  • Directed, exhaustive testing
  • Error recovery testing
  • All protocol layers and key state machines covered
  • Key functional areas include intialization and power management
  • Configurable based on design-under-test (DUT) implementation and target device selection
  • Context-sensitive test selection
  • Specification and test coverage generation
  • Cumulative coverage reporting
Denali.PureSuite.V3.2 PureSuite Test Coverage


Each PureSuite test is designed to cover specific compliance checklist items, and each test includes a detailed description of purpose, assumptions, scenario, and expected results. Tests can be driven from the BFM within PureSpec across the protocol interface toward the design under test, or can be initiated from the application interface of the design.
Examples of test scenarios include:
  • violating bus enumeration rules by using incorrect bus/device number
  • forcing illegal completion packets or triggering completion timeouts
  • changing an ACK packet to NAK packet
  • injecting bad sequence numbers
  • introduce framing or encoding errors
  • adjusting frequency or latency values

PureSuite may be integrated with your verification environment of choice. Following each test run, PureSuite provides a detailed summary of test results enabling you to measure your DUT verification progress.
Simply put, PureSuite is the fastest and most complete way to verify your interface designs today.
Find out how PureSuite can speed your product design; contact a Denali Sales representative now.

link download(950 mb)



3.jpg
1.gif
2.jpg

7 link.rar

218 Bytes, 下载次数: 288 , 下载积分: 资产 -2 信元, 下载支出 2 信元

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-18 15:25 , Processed in 0.197466 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表