在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 19348|回复: 74

[资料] 一篇MIT关于低噪声和低抖动VCO和频综的经典书籍

[复制链接]
发表于 2010-12-25 22:15:44 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
TABLE OF CONTENTS
CHAPTER 1
Introduction
1.1 Motivation ............................................................................................................... 1
1.2 Thesis Organization................................................................................................. 4
CHAPTER 2
Jitter and Phase Noise in Communication Systems
2.0 Introduction ............................................................................................................. 5
2.1 Timing Signals in Communication Systems ........................................................... 6
2.2 Introduction to Phase-Locked Loops .................................................................... 11
2.3 Timing Jitter and Phase Noise............................................................................... 17
2.3.1 Phase Noise in Oscillators......................................................................... 17
2.3.2 Timing Jitter in Oscillators........................................................................ 20
2.3.3 Phase Noise and Timing Jitter in Buffers and Delay Cells ....................... 22
2.3.4 Phase Noise in Phase-Locked Loops ........................................................ 24
2.3.5 Timing Jitter in Phase-Locked Loops ....................................................... 26
2.3.6 Timing Jitter / Phase Noise Summary....................................................... 29
2.4 System Impact of Timing Errors: Sample Applications ....................................... 31
2.4.1 Clock Synchronization in High Bandwidth Digital I/O Interfaces ........... 32
2.4.2 Clock Drivers for A/D Conversion............................................................ 34
2.5 References ............................................................................................................. 37
CHAPTER 3
RF Frequency Synthesizer Design
3.0 Introduction ........................................................................................................... 41
3.1 RF Transceivers for Wireless Communications .................................................... 41
3.1.1 System Level Impact of Phase Noise and Spurious Tones........................ 44
3.1.2 Requirements for Different Synthesizer Applications .............................. 48
3.2 Frequency Synthesizer Design .............................................................................. 53
3.2.1 Synthesizer Architectures and Components.............................................. 54
3.2.2 Phase Noise and Spurious Tones............................................................... 58
3.3 References ............................................................................................................. 68
CHAPTER 4
Jitter in CMOS Ring Oscillator Delay Cells
4.0 Introduction ........................................................................................................... 70
4.1 Related Analyses of Jitter and Phase Noise in Oscillators.................................... 72
4.2 Individual Delay Cell Timing Jitter....................................................................... 74
4.2.1 Modeling Circuit Noise Induced Timing Jitter ......................................... 78
4.2.2 First Pass: Simplified Analysis.................................................................. 84
4.2.3 Second Pass: Advanced Analysis.............................................................. 89
4.2.4 Third Pass: Complete Analysis ............................................................... 102
4.3 Implications for Low-Jitter Delay Cell Design ................................................... 113
4.4 Conclusions ......................................................................................................... 117
4.5 References ........................................................................................................... 120
CHAPTER 5
Jitter and Phase Noise in CMOS Ring Oscillators and Buffers
5.0 Introduction ......................................................................................................... 122
5.1 Timing Jitter in Ring Oscillator VCOs................................................................ 123
5.1.1 Timing Jitter as a Function of Power Consumption................................ 125
5.1.2 Timing Jitter as a Function of Configuration .......................................... 126
5.1.3 Timing Jitter as a Function of Output Period .......................................... 128
5.1.4 Common Misconceptions in Low-Jitter VCO Design ............................ 129
5.2 Phase Noise ......................................................................................................... 131
5.2.1 Phase Noise / Timing Jitter Relationship ................................................ 134
5.2.2 Phase Noise in Ring Oscillators .............................................................. 136
5.3 Timing Jitter and Phase Noise in Buffers and Delay Chains .............................. 140
5.3.1 Timing Jitter in Buffers ........................................................................... 140
5.3.2 Phase Noise in Buffers ............................................................................ 141
5.4 References ........................................................................................................... 144
CHAPTER 6
Ring Oscillator VCO Design
6.0 Introduction ......................................................................................................... 145
6.1 Basic Delay Cell Design ..................................................................................... 146
6.1.1 Voltage Swing Considerations ................................................................ 148
6.1.2 Gain Considerations ................................................................................ 150
6.1.3 Biasing Considerations............................................................................ 151
6.2 Ring Oscillator VCO Design............................................................................... 154
6.2.1 Oscillator Frequency Limits.................................................................... 155
6.2.2 VCO Center Frequency Variation ........................................................... 157
6.2.3 VCO Control Path Tuning....................................................................... 160
6.2.4 Lower Frequency Ring-Oscillator Design .............................................. 163
6.3 Delay Cell Design and Implementation .............................................................. 164
6.3.1 VCO Tuning ............................................................................................ 167
6.4 References ........................................................................................................... 169
CHAPTER 7
Experimental Results
7.0 Introduction ......................................................................................................... 170
7.1 Ring Oscillator VCO Results .............................................................................. 170
7.2 Jitter and Phase Noise Results............................................................................. 175
7.2.1 Transient Noise Simulations ................................................................... 176
7.2.2 Phase Noise Measurements..................................................................... 182
7.3 References ........................................................................................................... 187
CHAPTER 8
Conclusions ............................................................................................................. 188
Appendix A ............................................................................................................. 191
Autocorrelation Function Analysis for Time-varying Noise Sources
Appendix B .............................................................................................................. 202
Autocorrelation Function Analysis with Interstage Gain Considerations
abbr_259f46d02b6003cd22091ba9f10c7b32.pdf (566.63 KB, 下载次数: 1023 )
 楼主| 发表于 2010-12-25 22:17:01 | 显示全部楼层
虽然是1998年出版的书了,但里面的理论对于理解低相噪和低抖动的VCO和频综设计还是很有帮忙的。
发表于 2010-12-26 09:06:45 | 显示全部楼层
呵呵,谢谢楼主
发表于 2010-12-26 09:47:48 | 显示全部楼层
下来看看,谢谢。
发表于 2010-12-26 14:48:03 | 显示全部楼层
下载看看了
最好有个题目啊
发表于 2010-12-26 16:23:49 | 显示全部楼层
看看,学习一下
发表于 2010-12-30 01:47:32 | 显示全部楼层
回复 1# x1346
炒冷饭

Low-Phase-Noise, Low-Timing-Jitter Design Techniques for
Delay Cell Based VCOs and Frequency Synthesizers
by
Todd Charles Weigandt
S.B. (Massachusetts Institute of Technology) 1991
S.M. (Massachusetts Institute of Technology) 1991
A dissertation submitted in partial satisfaction of the
requirements for the degree of
Doctor of Philosophy
in
Engineering-Electrical Engineering
and Computer Sciences
in the
GRADUATE DIVISION
of the
UNIVERSITY OF CALIFORNIA, BERKELEY
Committee in charge:
Professor Paul R. Gray, Chair
Professor Robert G. Meyer
Professor Paul K. Wright
Spring 1998
发表于 2011-1-6 10:43:08 | 显示全部楼层
thank  you!!!!!!!!!!!!!!!
发表于 2011-1-10 17:07:26 | 显示全部楼层
感谢楼主分享
发表于 2011-2-1 11:39:06 | 显示全部楼层
thank  you!!!!!!!!!!!!!!!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 14:36 , Processed in 0.025526 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表