|
发表于 2015-10-29 15:21:48
|
显示全部楼层
从9.1开始的:
9.1 Introduction
The Standard Parasitic Exchange Format (SPEF) provides a standard medium to pass parasitic information
between EDA tools during any stage in the design process. Parasitics can be represented on a net by net
basis in many different levels of sophistication from a simple lumped capacitance, to a fully distributed RC
tree, to a multiple pole AWE representation.
9.2 Targeted applications for SPEF
SPEF is suitable for use in many different tool combinations. Because parasitics can be represented in various
levels of sophistication, SPEF_files can communicate parasitic information throughout the design flow
process. A design can be distributed between multiple SPEF_files. The files can also communicate information
such as slews and the “routing confidence” indicating at what stage of the design process and/or how the
parasitics were generated. A diagram of how SPEF interfaces with various example applications is shown in
Figure 9-1. |
|