When i verify my design, Antenna and Conectivity are ok,but the geometry are so many viols.and those vilos generated after clock route.i try to decrease the row utizilation so taht i can get rid of some viols,but it is no use. any one can give me some suggestion?
thanks advance.
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2005-5-11 04:24:03
