|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Abstract—This paper presents a unique on-chip digital control
crystal oscillator (DCXO) module that is used for clock synchronization
in MPEG2 data transport system. This module is built
inside a phase-locked loop (PLL) and is achieved through flyingadder
frequency synthesis architecture. It is designed at 27 MHz
with a tuning range of 􀀀 kHz. The linearity at the range of 27
MHz 􀀀 kHz is measured as 0.001%. The frequency resolution
is 1.6 Hz. This DCXO and its associated PLL consume 10 mWand
occupies 0.15 mm􀀀 in a 90-nm CMOS process. The contribution of
this work is that this built-in DCXO can completely eliminate the
need of external voltage-control crystal oscillator (VCXO) chip or
on-chip VCXO block in MPEG2 clock synchronization and thus
significantly reduces the system cost. This module has been used in
a real HDTV SoC chip. |
|