Design-for-Testability Design Kit

yohuang · 发表于 2010-6-25 11:51:52

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

Scan Synthesis Outline
1. Introduction
2. Scan Synthesis and ATPG Flow
3. Scan Synthesis: step by step
4. Case study: scan synthesis
5. Frequently Asked Commands (FACs)
6. File Output
7. Course Review

TetraMax Outline:
1. TetraMax and DC
2. TetraMax Overview
3. TetraMax Flow
4. STIL Procedure File
5. ATPG and Fault Coverage
6. Fault Grading before ATPG
7. Course Review
Lab1: Scan synthesis
Lab2: ATPG

hhjankin · 发表于 2010-6-25 20:14:34

kankan

augustine · 发表于 2010-6-25 21:50:48

下来看看。

wolaikankan · 发表于 2010-6-26 09:51:13

1# yohuang

thank you i am researching desig for test . thank you .

qptom · 发表于 2010-6-27 20:54:15

thanks!

risccpu · 发表于 2010-7-24 13:40:34

good, thanks.

mtwumtwu · 发表于 2010-11-14 11:31:34

good sharing

astonism · 发表于 2011-7-11 22:33:34

Good Job!!!

meboy2007 · 发表于 2011-7-13 18:19:50

回复 1# yohuang

很好，谢谢

yuanwolf2008 · 发表于 2011-7-13 18:22:14

好东西啊，谢谢楼主

[原创] Design-for-Testability Design Kit

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

站长推荐 /2