|  | 
 
| 
ABSTRACT
×
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册  With the ability to integrate a large number of cores on a single chip, research into on-chip networks
 to facilitate communication becomes increasingly important. On-chip networks seek to provide a
 scalable and high-bandwidth communication substrate for multi-core and many-core architectures.
 High bandwidth and low latency within the on-chip network must be achieved while fitting within
 tight area and power budgets. In this lecture, we examine various fundamental aspects of on-chip
 network design and provide the reader with an overview of the current state-of-the-art research in
 this field.
 | 
 |